EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 635

• Manufacturer Part Number: EP4SGX360FH29C3N
• Description: IC STRATIX IV FPGA 360K 780HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX360FH29C3N

• Number Of Logic Elements/cells: 353600
• Number Of Labs/clbs: 14144
• Total Ram Bits: 22564
• Number Of I /o: 289
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-HBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–155. Serial Loopback Datapath
February 2011 Altera Corporation
FPGA
Fabric
Compen-
1
Phase
Compen-
sation
FIFO
Phase
sation
TX
FIFO
RX
When moving into or out of serial loopback, you must assert rx_digitalreset for a
minimum of two parallel clock cycles.
Parallel Loopback
You can configure a transceiver channel in this mode by setting the which protocol
will you be using? field to Basic and the which sub protocol will you be using? field
to BIST. You can only configure a Receiver and Transmitter transceiver channel in
this functional mode. You can configure a transceiver channel in this mode in either a
single-width or double-width configuration.
The BIST pattern generator and pattern verifier are located near the FPGA fabric in
the PCS block of the transceiver channel. This placement allows for testing the
complete transmitter PCS and receiver PCS datapaths for bit errors. This mode is
primarily used for transceiver channel debugging, if needed.
Ordering
Byte
Serializer
Byte
serializer
Byte
De-
Encoder
8B/10B
BIST PRBS, High-Freq,
Low-Freg pattern
Receiver Channel PCS
Decoder
8B/10B
generator
Match
FIFO
Rate
Transmitter Channel PCS
BIST PRBS verifier
Deskew
FIFO
Stratix IV Device Handbook Volume 2: Transceivers
Aligner
Word
serializer
Receiver Channel
Serializer
Transmitter Channel PMA
De-
PMA
Receiver
CDR
can be dynamically enabled
Serial loop back
1–191