EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 933
EP4SGX360FH29C3N
Manufacturer Part Number
EP4SGX360FH29C3N
Description
IC STRATIX IV FPGA 360K 780HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
Specifications of EP4SGX360FH29C3N
Number Of Logic Elements/cells
353600
Number Of Labs/clbs
14144
Total Ram Bits
22564
Number Of I /o
289
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Bussmann
Quantity:
40 000
Company:
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA21
Quantity:
53
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- Current page: 933 of 1154
- Download datasheet (32Mb)
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Controller Port List
Table 5–16. Dynamic Reconfiguration Controller Port List (ALTGX_RECONFIG Instance) (Part 12 of 13)
February 2011 Altera Corporation
reconfig_reset
aeq_fromgxb[7:0]
aeq_togxb
ctrl_address[15:0]
ctrl_writedata[15:0]
ctrl_readdata[15:0]
ctrl_write
ctrl_read
Port Name
Output
Output
Output
Input/
Input
Input
Input
Input
Input
Input
This is an optional signal that you can use to reset the
ALTGX_RECONFIG instance. reconfig_reset must be held high
for at least one clock cycle to take effect.
The width of this signal depends on the number of channels
controlled by the ALTGX_RECONFIG instance. For example, if you
select the total number of channels controlled by the
ALTGX_RECONFIG instance as follows:
1 ≤ Channels ≤ 4, then the input port reconfig_fromgxb = 8 bits
5 ≤ Channels ≤ 8, then the input port reconfig_fromgxb =
16 bits
9 ≤ Channels ≤ 12, then the input port reconfig_fromgxb =
24 bits
This signal is available only when you enable the AEQ control
option. You must connect this signal between the
ALTGX_RECONFIG and ALTGX instances when using AEQ control.
The width of this signal depends on the number of channels
controlled by the ALTGX_RECONFIG instance. For example, if you
select the total number of channels controlled by the
ALTGX_RECONFIG instance as follows:
1 ≤ Channels ≤ 4, then the input port reconfig_fromgxb =
24 bits
5 ≤ Channels ≤ 8, then the input port reconfig_fromgxb =
48 bits
9 ≤ Channels ≤ 12, then the input port reconfig_fromgxb =
64 bits
This signal is available only when you enable the AEQ control
option. You must connect this signal between the
ALTGX_RECONFIG and ALTGX instances when using AEQ control.
Used for EyeQ control. This port is used to specify the address of
the EyeQ interface register for read and write operations.
Used for EyeQ control. Data present on this port is written to the
EyeQ interface register selected using the ctrl_address port.
Used for EyeQ control. Contents of the EyeQ interface register
selected using the ctrl_address port are available on this port
after a read operation.
Used for EyeQ control. Assert this signal high to write the data
present on the ctrl_writedata port to the EyeQ interface
registers.
Used for EyeQ control. Assert this signal high to read the contents
of the EyeQ interface registers to the ctrl_readdata port.
Stratix IV Device Handbook Volume 2: Transceivers
Description
(Note
3),
(4)
5–87
Related parts for EP4SGX360FH29C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: