HD64F7050 RENESAS [Renesas Technology Corp], HD64F7050 Datasheet - Page 715

no-image

HD64F7050

Manufacturer Part Number
HD64F7050
Description
32-Bit RISC Microcomputer SuperH RISC engine Family/
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7050SFJ20
Manufacturer:
RENESAS
Quantity:
100
Part Number:
HD64F7050SFJ20
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7050SFJ20
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F7050SFJ20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Serial Control Register (SCR)
Bit
7
6
5
4
3
2
1, 0
Initial value:
Bit Name
Transmit interrupt
enable (TIE)
Receive interrupt enable
(RIE)
Transmit enable (TE)
Receive enable (RE)
Multiprocessor interrupt
enable (MPIE)
Transmit-end interrupt
enable (TEIE)
Clock enable 1 and 0
(CKE1, CKE0)
Bit name:
R/W:
Bit:
R/W
TIE
7
0
Value
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
R/W
RIE
6
0
Description
Transmit-data-empty interrupt request (TXI) is disabled
Transmit-data-empty interrupt request (TXI) is enabled
Receive-data-full (RXI) and receive-error (ERI) interrupt requests are disabled
Receive-data-full (RXI) and receive-error (ERI) interrupt requests are enabled
Transmitting is disabled
Transmitting is enabled
Receiving is disabled
Receiving is enabled
Multiprocessor interrupts are disabled (normal receive operation)
[Clearing conditions]
1. Clearing MPIE to 0
2. When data with MPB = 1 is received
Multiprocessor interrupts are enabled
Receive data full interrupt (RXI) and receive error interrupt (ERI) requests, and
setting of RDRF, FER, and ORER flags in SSR, are disabled until data with the
multiprocessor bit set to 1 is received.
Transmit-end interrupt requests (TEI) are disabled
Transmit-end interrupt requests (TEI) are enabled
Asynchronous mode
Synchronous mode
Asynchronous mode
Synchronous mode
Asynchronous mode
Synchronous mode
Asynchronous mode
Synchronous mode
R/W
TE
5
0
H'FFFF81A2 (Channel 0)
H'FFFF81B2 (Channel 1)
H'FFFF81C2 (Channel 2)
Appendix A On-Chip Supporting Module Registers
R/W
RE
Internal clock, SCK pin used as input pin (input signal
ignored) or output pin (output level undefined)
Internal clock, SCK pin used for serial clock output
Internal clock, SCK pin used for clock output
Internal clock, SCK pin used for serial clock output
External clock, SCK pin used for clock input
External clock, SCK pin used for serial clock input
External clock, SCK pin used for clock input
External clock, SCK pin used for serial clock input
4
0
Rev. 5.00 Jan 06, 2006 page 695 of 818
MPIE
R/W
3
0
TEIE
R/W
2
0
8/16
REJ09B0273-0500
CKE1
R/W
1
0
(Initial value)
(Initial value)
(Initial value)
(Initial value)
(Initial value)
(Initial value)
CKE0
R/W
0
0
SCI

Related parts for HD64F7050