DF2345TE20 Renesas Electronics America, DF2345TE20 Datasheet - Page 155

• Manufacturer Part Number: DF2345TE20
• Description: MCU 5V 128K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of DF2345TE20

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 71
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Other names: HD64F2345TE20; HD64F2345TE20

6.1
The H8S/2345 Group has a built-in bus controller (BSC) that manages the external address space
divided into eight areas. The bus specifications, such as bus width and number of access states,
can be set independently for each area, enabling multiple memories to be connected easily.
The bus controller also has a bus arbitration function, and controls the operation of the internal bus
masters: the CPU and data transfer controller (DTC).
6.1.1
The features of the bus controller are listed below.
Note: * ZTAT, mask ROM, and ROMless versions only.
Manages external address space in area units
Basic bus interface
Burst ROM interface
Idle cycle insertion
Bus arbitration function
Other features
In advanced mode, manages the external space as 8 areas of 2-Mbytes
In normal mode * , manages the external space as a single area
Bus specifications can be set independently for each area
Chip select (CS0 to CS3) can be output for areas 0 to 3
8-bit access or 16-bit access can be selected for each area
2-state access or 3-state access can be selected for each area
Program wait states can be inserted for each area
Burst ROM interface can be set for area 0
Choice of 1- or 2-state burst access
An idle cycle can be inserted in case of an external read cycle between different areas
An idle cycle can be inserted in case of an external write cycle immediately after an
external read cycle
Includes a bus arbiter that arbitrates bus mastership among the CPU and DTC
External bus release function
Features
Overview
Section 6 Bus Controller
Rev. 4.00 Feb 15, 2006 page 129 of 900
Section 6 Bus Controller
REJ09B0291-0400