MC912DG128A Motorola, MC912DG128A Datasheet - Page 127

• Manufacturer Part Number: MC912DG128A
• Description: Microcontrollers
• Manufacturer: Motorola

1-kwu
MOTOROLA
Contents
Introduction
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Key Wake-up and port Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
Key Wake-Up Input Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
The offers 16 additional I/O ports with key wake-up capability.
The key wake-up feature of the MC68HC912DT128A issues an interrupt
that will wake up the CPU when it is in the STOP or WAIT mode. Two
ports are associated with the key wake-up function: port H and port J.
Port H and port J wake-ups are triggered with a either a rising or falling
signal edge. For each pin which has an interrupt enabled, there is a path
to the interrupt request signal which has no clocked devices when the
part is in stop mode. This allows an active edge to bring the part out of
stop.
Digital filtering is included to prevent pulses shorter than a specified
value from waking the part from STOP.
An interrupt is generated when a bit in the KWIFH or KWIFJ register and
its corresponding KWIEH or KWIEJ bit are both set. All 16 bits/pins
share the same interrupt vector. Key wake-ups can be used with the pins
configured as inputs or outputs.
Default register addresses, as established after reset, are indicated in
the following descriptions. For information on re-mapping the register
block, refer to
I/O Ports With Key Wake-Up
Operating
I/O Ports With Key Wake-Up
Modes.
I/O Ports With Key Wake-Up
MC68HC912DT128A Rev 2.0
127