MC912DG128A Motorola, MC912DG128A Datasheet - Page 279

• Manufacturer Part Number: MC912DG128A
• Description: Microcontrollers
• Manufacturer: Motorola

Interrupts
11-mscan12
MOTOROLA
three bits in the identifier acceptance control register (see
Identifier Acceptance Control Register
flags (IDHIT2–0) clearly identify the filter section that caused the
acceptance. They simplify the application software’s task to identify the
cause of the receiver interrupt. In case that more than one hit occurs
(two or more filters match) the lower hit has priority.
A hit will also cause a receiver interrupt if enabled.
The msCAN12 supports four interrupt vectors mapped onto eleven
different interrupt sources, any of which can be individually masked (for
details see
Transmitter Control Register
•
•
•
•
Transmit interrupt: At least one of the three transmit buffers is
empty (not scheduled) and can be loaded to schedule a message
for transmission. The TXE flags of the empty message buffers are
set.
Receive interrupt: A message has been successfully received and
loaded into the foreground receive buffer. This interrupt will be
emitted immediately after receiving the EOF symbol. The RXF flag
is set.
Wake-up interrupt: An activity on the CAN bus occurred during
msCAN12 internal SLEEP mode.
Error interrupt: An overrun, error or warning condition occurred.
The receiver flag register (CRFLG) will indicate one of the
following conditions:
– Overrun: an overrun condition as described in
– Receiver warning: the receive error counter has reached the
– Transmitter warning: the transmit error counter has reached
Structures
CPU warning limit of 96.
the CPU warning limit of 96.
msCAN12 Receiver Flag Register (CRFLG)
MSCAN Controller
has occurred.
(CTCR)):
(CIDAC)). These identifier hit
MC68HC912DT128A Rev 2.0
MSCAN Controller
to
Receive
msCAN12
msCAN12
Interrupts
279