MC912DG128A Motorola, MC912DG128A Datasheet - Page 316

no-image

MC912DG128A

Manufacturer Part Number
MC912DG128A
Description
Microcontrollers
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC912DG128ACPV
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912DG128ACPV
Manufacturer:
FREE
Quantity:
20 000
Part Number:
MC912DG128ACPV 5K91D
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC912DG128ACPVE
Manufacturer:
MICREL
Quantity:
9 982
Part Number:
MC912DG128ACPVE
Manufacturer:
FREESCALE
Quantity:
1 200
Part Number:
MC912DG128ACPVE
Manufacturer:
FREESCALE
Quantity:
1 970
Part Number:
MC912DG128ACPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912DG128ACPVE
Manufacturer:
FREESCALE
Quantity:
1 970
Part Number:
MC912DG128ACPVER
Manufacturer:
STM
Quantity:
1 244
Part Number:
MC912DG128ACPVER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC912DG128AMPV
Manufacturer:
AD
Quantity:
16
Part Number:
MC912DG128AMPVE
Manufacturer:
FREESCALE
Quantity:
2 902
Part Number:
MC912DG128AVPVE
Quantity:
36
ATD0CTL3/ATD1CTL3 — ATD Control Register 3
Analog-To-Digital Converter (ATD)
MC68HC912DT128A Rev 2.0
316
RESET:
Bit 7
0
0
6
0
0
ASCIF — ATD Sequence Complete Interrupt Flag
S1C — Conversion Sequence Length (Least Significant Bit)
FIFO — Result Register FIFO Mode
Cannot be written in any mode.
Read or write any time.
This control bit works with control bit S8C in ATDCTL5 in determining
how many conversion are performed per sequence. When the S1C bit
is set, a sequence length of 1 is defined. However, if the S8C bit is
also set, the S8C bit takes precedence. For sequence length coding
information see the description for S8C bit in ATDCTL5.
In normal operation, the A/D conversion results map into the result
registers based on the conversion sequence; the result of the first
conversion appears in the first result register, the second result in the
second result register, and so on. In FIFO mode the result register
counter is not reset at the beginning or ending of a conversion
sequence; conversion results are placed in consecutive result
registers between sequences. The result register counter wraps
around when it reaches the end of the result register file. The
conversion counter value in ATDSTAT0 can be used to determine
where in the result register file, the next conversion result will be
placed.
The results register counter is initialized to zero on three events: on
reset, the beginning of a normal (non-FIFO) conversion sequence,
and the end of a normal (non-FIFO) conversion sequence. Therefore,
the reset bit in register ATDTEST1 can be toggled to zero the result
register counter; any sequence allowed to complete normally will zero
0 = No ATD interrupt occurred
1 = ATD sequence complete
0 = result registers do not map to the conversion sequence
1 = result registers map to the conversion sequence
5
0
0
Analog-To-Digital Converter (ATD)
4
0
0
S1C
3
0
FIFO
2
0
FRZ1
1
0
FRZ0
Bit 0
0
$0063/$01E3
MOTOROLA
6-atd

Related parts for MC912DG128A