UPD78F1009GB-GAH-AX Renesas Electronics America, UPD78F1009GB-GAH-AX Datasheet - Page 392

no-image

UPD78F1009GB-GAH-AX

Manufacturer Part Number
UPD78F1009GB-GAH-AX
Description
MCU 16BIT 78K0R/KX3-L 64-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3-Lr
Datasheet

Specifications of UPD78F1009GB-GAH-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
50
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1009GB-GAH-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
78K0R/Kx3-L
8.1.3 LIN-bus supporting function (channel 7 only)
communication format.
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
Timer array unit 0 is used to check whether signals received in LIN-bus communication match the LIN-bus
(1) Detection of wakeup signal
(2) Detection of sync break field
(3) Measurement of pulse width of sync field
Remarks 1. The UART channel used for LIN-bus communication differs as follows depending on the product.
The timer starts counting at the falling edge of a signal input to the serial data input pin (RxDk) of UARTk and the
count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-
level width is greater than a specific value, it is recognized as a wakeup signal.
The timer starts counting at the falling edge of a signal input to the serial data input pin (RxDk) of UARTk after a
wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a low-level
width is measured. If the low-level width is greater than a specific value, it is recognized as a sync break field.
After a sync break field is detected, the low-level width and high-level width of the signal input to the serial data
input pin (RxDk) of UARTk are measured. From the bit interval of the sync field measured in this way, a baud rate
is calculated.
2. For details about setting up the operations used to implement the LIN-bus, see 8.3 (13) Input switch
control register (ISC) and 8.7.5 Operation as input signal high-/low-level width measurement.
78K0R/KC3-L, 78K0R/KD3-L, 78K0R/KE3-L: k = 0 (UART0, RxD0 input pin)
78K0R/KF3-L, 78K0R/KG3-L:
k = 3 (UART3, RxD3 input pin)
CHAPTER 8 TIMER ARRAY UNIT
392

Related parts for UPD78F1009GB-GAH-AX