UPD78F1009GB-GAH-AX Renesas Electronics America, UPD78F1009GB-GAH-AX Datasheet - Page 860

no-image

UPD78F1009GB-GAH-AX

Manufacturer Part Number
UPD78F1009GB-GAH-AX
Description
MCU 16BIT 78K0R/KX3-L 64-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3-Lr
Datasheet

Specifications of UPD78F1009GB-GAH-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
50
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1009GB-GAH-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
78K0R/Kx3-L
trigger.
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
The fist trigger for consecutive transmission is not started by the interrupt of CSI. In this example, it start by a software
CSI transmission of the second time and onward is automatically executed.
A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.
Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.
Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for
occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details,
refer to 17.5.5 Forced termination by software).
Setting for CSI transfer
Figure 17-7. Example of Setting for CSI Consecutive Transmission
DRA0 = FB00H
DBC0 = 0100H
DMC0 = 48H
User program
DSA0 = 44H
processing
DEN0 = 1
STG0 = 1
DST0 = 1
Occurrence of
INTDMA0
Start
DST0 = 0
DEN0 = 0
DMA is started.
INTCSI10 occurs.
RETI
End
Note
DMA0 transfer
transmission
CSI
CHAPTER 17 DMA CONTROLLER
Hardware operation
860

Related parts for UPD78F1009GB-GAH-AX