DS3163 Maxim Integrated Products, DS3163 Datasheet - Page 115

IC TRPL ATM/PACKET PHY 400-PBGA

DS3163

Manufacturer Part Number
DS3163
Description
IC TRPL ATM/PACKET PHY 400-PBGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3163

Applications
*
Mounting Type
Surface Mount
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3163
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3163N
Manufacturer:
Maxim Integrated
Quantity:
10 000
The receive framer can detect both unframed all ones AIS and DS3 framed AIS patterns. When in DS3 framing
modes, both framed DS3 AIS and unframed all ones can be detected. In E3 framing modes E3 AIS, which is
unframed all ones, is detected. In clear-channel modes, unframed all ones is detected.
The receive payload interface going to the RSERn pin or the PLCP, FRAC, BERT or ATM/PKT logic can have an
unframed all ones AIS signal replacing the receive signal, this is called Payload AIS. The all ones AIS signal is
generated from either the DS3/E3 framer or the downstream top level unframed all ones AIS generator. The
unframed all ones AIS signal generated in the framer will be looped back to the transmit side when PLB is
activated. The unframed all ones AIS signal generated at the top level will be sent to the RSERn pin and other
receive logic, but not to the transmit side while PLB is activated. The top level AIS generator is used when a
downstream AIS signal is desired while payload loop back is activated and is enabled by default after rest and must
be cleared during configuration. Note that the downstream AIS circuit in the framer, when a DS3 mode is selected,
enforces the OOF to be active for 2.5 msec before activating when automatic AIS in the framer is enabled. The top
level downstream AIS will be generated with no delay when OOF is detected when automatic AIS at the top level is
enabled.
There is no detection of any AIS signal on the transmit payload signal from the TSERn pin or anywhere on the
transmit data path.
The transmit AIS generator at the top level can also be activated with a software bit or automatically when DLB is
activated. The receive AIS generator in the framer can be activated with a software bit, and automatically when
AIS, LOS or OOF are detected. The receive payload AIS generator at the top level can be activated with a software
bit or automatically when LOS, DS3/E3 OOF, LLB, or PLB is activated.
When the port is configured for “- OHM” modes, the transmit DS3 AIS signal pattern generation is paused when the
TOHMI signal is active. Also the receive DS3 AIS and unframed all ones detectors do not use the bits marked for
overhead from the ROHMIn signal when DLB is not activated or the TOHMIn signal when DLB is activated. The
payload unframed all ones overwrites the receive signal with all ones even in overhead bit positions.
Figure 10-10
Figure 10-10. AIS Signal Flow
LINE/TRIBUTARY
SIDE
shows the AIS signal flow through the device.
TRANSMIT
RECEIVE
LINE
LINE
LLB
0
1
optional
encoder
optional
decoder
B3ZS/
HDB3
B3ZS/
HDB3
0
1
TAIS
DS3/
UA1
AIS
DLB
TSOFO
1
0
TAIS
0
1
DS3/UA1
detector
AIS
UA1
AIS
FRAMER
DS3/
UA1
AIS
DAIS
0
1
PLB
0
1
UA1
AIS
DAIS
0
1
RECEIVE
PAYLOAD
TRANSMIT
PAYLOAD
TRUNK SIDE
SYSTEM/

Related parts for DS3163