DS3163 Maxim Integrated Products, DS3163 Datasheet - Page 191
DS3163
Manufacturer Part Number
DS3163
Description
IC TRPL ATM/PACKET PHY 400-PBGA
Manufacturer
Maxim Integrated Products
Datasheet
1.DS3163.pdf
(384 pages)
Specifications of DS3163
Applications
*
Mounting Type
Surface Mount
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 191 of 384
- Download datasheet (4Mb)
Table 10-36. Pseudo-Random Pattern Generation
2
2
(2047 type)
2
2
2
2
Table 10-37. Repetitive Pattern Generation
all 1s
all 0s
alternating 1s and 0s
double alternating and 0s
3 in 24
1 in 16
1 in 8
1 in 4
After configuring these bits, the pattern must be loaded into the BERT. This is accomplished via a zero-to-one
transition on BERT.CR.TNPL and BERT.CR.RNPL
Monitoring the BERT requires reading the
Out of Synchronization (OOS) bit. The BEC bit will be one when the bit error counter is one or more. The OOS will
be one when the receive pattern generator is not synchronized to the incoming pattern, which will occur when it
receives a minimum 6 bit errors within a 64 bit window. The Receive BERT Bit Count Register (BERT.RBCR1) and
the Receive BERT Bit Error Count Register (BERT.RBECR1) will be updated upon the reception of a Performance
Monitor Update signal (e.g. BERT.CR.LPMU). This signal will update the registers with the values of the counters
since the last update and will reset the counters. Please see section
10.15.4 Receive Pattern Detection
When the Receive BERT is enabled it can be used as an off-line monitor. The incoming datastream flows to the
receive BERT as well as the Cell/Packet Processor. If it is not desired that the datastream flows to the Cell/Packet
processor, the user should disable the Receive FIFO by setting the FIFO.RCR.RFRST bit.
The Receive BERT receives only the payload data and synchronizes the receive pattern generator to the incoming
pattern. The receive pattern generator is a 32-bit shift register that shifts data from the least significant bit (LSB) or
bit 1 to the most significant bit (MSB) or bit 32. The input to bit 1 is the feedback. For a PRBS pattern (generating
polynomial x
bit n. The values for n and y are individually programmable (1 to 32). The output of the receive pattern generator is
the feedback. If QRSS is enabled, the feedback is an XOR of bits 17 and 20, and the output will be forced to one if
the next 14 bits are all zeros. QRSS is programmable (on or off). For PRBS and QRSS patterns, the feedback will
be forced to one if bits 1 through 31 are all zeros. Depending on the type of pattern programmed, pattern detection
performs either PRBS synchronization or repetitive pattern synchronization.
9
11
15
20
20
23
-1 O.153 (511 type)
-1 O.152 and O.153
-1 O.151
-1 O.153
-1 O.151 QRSS
-1 O.151
PATTERN TYPE
PATTERN TYPE
n
+ x
y
+ 1), the feedback is an XOR of bit n and bit y. For a repetitive pattern (length n), the feedback is
PTF[4:0]
(hex)
0D
04
08
10
02
11
PTF[4:0]
(hex)
BERT.PCR Register
NA
NA
NA
NA
NA
NA
NA
NA
PLF[4:0]
BERT.PCR Register
BERT.SR
(hex)
0A
0E
08
13
13
16
PLF[4:0]
(hex)
0F
00
00
01
03
17
07
03
Register, which contains the Bit Error Count (BEC) bit and the
PTS
0
0
0
0
0
0
PTS
1
1
1
1
1
1
1
1
QRSS
0
0
0
0
1
0
QRSS
0
0
0
0
0
0
0
0
10.4.5
0x0D0E
0x080A
0x0408
0x1013
0x0253
0x1116
BERT.
PCR
0x0020
0x0020
0x0021
0x0023
0x0037
0x002F
0x0027
0x0023
BERT.
for more details of the PMU.
PCR
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFFFF
BERT.
SPR2
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFF20
BERT.
SPR2
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFFFF
0xFFFF
BERT.
SPR1
0xFFFE
0xFFFE
0xFFFC
0xFFFF
0xFFF1
0xFF01
0x0022
0x0001
BERT.
SPR1
BERT.CR
TPIC,
RPIC
0
0
1
0
0
1
Related parts for DS3163
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MAX7528KCWPMaxim Integrated Products [CMOS Dual 8-Bit Buffered Multiplying DACs]
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
Single +5V, fully integrated, 1.25Gbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
Single +5V, fully integrated, 155Mbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
VRD11/VRD10, K8 Rev F 2/3/4-Phase PWM Controllers with Integrated Dual MOSFET Drivers
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
Highly Integrated Level 2 SMBus Battery Chargers
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
Current Monitor and Accumulator with Integrated Sense Resistor; ; Temperature Range: -40°C to +85°C
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
QFN 16/A/AC-DC and DC-DC Peak-Current-Mode Converters with Integrated Step
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
TDFN/A/65V, 1A, 600KHZ, SYNCHRONOUS STEP-DOWN REGULATOR WITH INTEGRATED SWI
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Integrated Temperature Controller f
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
EVALUATION KIT/2.4GHZ TO 2.5GHZ 802.11G/B RF TRANSCEIVER WITH INTEGRATED PA
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
QFN/E/DUAL PCIE/SATA HIGH SPEED SWITCH WITH INTEGRATED BIAS RESISTOR
Manufacturer:
Maxim Integrated Products
Datasheet: