DS3163 Maxim Integrated Products, DS3163 Datasheet - Page 378

IC TRPL ATM/PACKET PHY 400-PBGA

DS3163

Manufacturer Part Number
DS3163
Description
IC TRPL ATM/PACKET PHY 400-PBGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3163

Applications
*
Mounting Type
Surface Mount
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3163
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3163N
Manufacturer:
Maxim Integrated
Quantity:
10 000
18.5 System Interface AC Characteristics
The AC characteristics of the system interface depend upon the mode of the interface. While UTOPIA vs. POS-
PHY mode does not have an effect on the AC characteristics, Level 2 vs. Level 3 does. Therefore, there are two
tables: one for Level 2
Figure
Table 18-5. System Interface Level 2 Timing
(V
RSCLK and TSCLK
RSCLK and TSCLK
RSCLK and TSCLK
RADR and REN
RADR and REN
RDATA, RPRTY,
RPXA, RSOX, REOP,
RVAL, RMOD, and
RERR
RDATA, RPRTY,
RPXA, RSOX, REOP,
RVAL, RMOD, and
RERR
RDATA, RPRTY,
RPXA, RSOX, REOP,
RVAL, RMOD, and
RERR
TDATA, TPRTY,
TADR, TEN, TSOX,
TEOP, TMOD, and
TERR
TDATA, TPRTY,
TADR, TEN, TSOX,
TEOP, TMOD, and
TERR
TPXA and TSPA
TPXA and TSPA
TPXA and TSPA
Note 1:
Note 2:
Note 3:
DD
SIGNAL NAME(S)
= 3.3V ±5%, T
18-1,
The input/output timing reference level for all signals is VDD/2.
Rise and fall times are measured at output side with the output unloaded. Rise time is measured from 20% to 80% V
is measured from 80% to 20% V
These times are met with a 30pF, 300 Ω load on the associated output pin.
Figure
18-2,
j
= -40°C to +125°C.)
(Table
Figure
SYMBOL
t2/t1
f1
t3
t5
t6
t7
t8
t9
t5
t6
t7
t8
t9
18-5) and one for Level 3
18-3,
Clock Duty Cycle
Rise/Fall Times
Hold Time from RSCLK
Setup Time to RSCLK
Delay from RSCLK
From Hi-Z Delay from RSCLK
To Hi-Z Delay from RSCLK
Hold Time from TSCLK
Setup Time to TSCLK
To Hi-Z Delay from TSCLK
OH
Clock Frequency (1/t1)
Delay from TSCLK
From Hi-Z Delay from TSCLK
Figure
.
18-5, and
DESCRIPTION
Figure 18-6
(Table
18-6). The generic timing definitions shown in
apply to this
MIN
3.5
40
0
0
2
2
2
0
3
2
2
2
interface.
TYP
50
MAX
52
60
12
12
15
12
12
15
2
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
OH
. Fall time
NOTES
1,2
1,3
1,3
1,3
1,3
1,3
1,3
1
1
1
1
1
1

Related parts for DS3163