DS3163 Maxim Integrated Products, DS3163 Datasheet - Page 135

IC TRPL ATM/PACKET PHY 400-PBGA

DS3163

Manufacturer Part Number
DS3163
Description
IC TRPL ATM/PACKET PHY 400-PBGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3163

Applications
*
Mounting Type
Surface Mount
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3163
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3163N
Manufacturer:
Maxim Integrated
Quantity:
10 000
HDLC Packet Processor
10.7.3 Transmit Cell/Packet Processor
The Transmit Cell Processor and Transmit Packet Processor both receive the 32-bit parallel data stream from the
Transmit FIFO, however, only one of the processors will be enabled. Which processor is enabled is determined by
the system interface mode. In UTOPIA mode, the Transmit Cell Processor is enabled. In POS-PHY mode, if the
PORT.CR2.PMCPE bit is low, the Transmit Packet Processor is enabled. If the PORT.CR2.PMCPE bit
(PORT.CR2) is high, the Transmit Cell Processor is enabled.
10.7.4 Receive Cell/Packet Processor
The Receive Cell Processor and Receive Packet Processor both receive the incoming data stream from the
Receive Framer (minus all overhead and stuff data), however, only one of the processors will be enabled. The
other will be disabled. Which processor is enabled is determined by the system interface mode. In UTOPIA mode,
Programmable transmit cell synchronization – The transmit data line can be provisioned to be bit
synchronous or octet-aligned.
PLCP or HEC based cell delineation – Cell delineation is determined from the PLCP frame during PLCP
framing modes, and from the HEC during all other ATM modes.
Programmable header cell pass-through – Receive cell filtering can pass-through only those cells that
matching a programmable header value.
Selectable idle/unassigned/invalid/programmable header cell padding and filtering – Transmit cell
padding can be programmed for idle cell or programmable header cell padding. The padded cell payload byte
contents are also programmable. Receive cell filtering can be programmed for any combination of idle cell,
unassigned cell, invalid cell, or programmable header cell filtering. Or, all cell filtering can be disabled.
Optional header error correction – Receive side single bit header error correction can enabled.
Separate corrected and uncorrected erred cell counts – Separate counts of erred cells containing a
corrected HEC error, and cells containing non-corrected HEC errors are kept.
Optional HEC uncorrected erred cell filtering – Uncorrected erred cell extraction can be disabled.
Selectable cell scrambling/de-scrambling – Cell scrambling and/or de-scrambling can be disabled. The
scrambling can be a self-synchronous scrambler (x
over the entire cell, or a Distributed Sample Scrambler (x
Optional HEC calculation coset polynomial addition – The performance of coset polynomial addition during
HEC calculation can be disabled.
Programmable FCS insertion and extraction – The transmit side can be programmed to accept packets
from the system interface that do or don't contain FCS bytes. If packets are transferred without FCS bytes, the
FCS will be computed and appended to the packet. If packets are transferred with FCS bytes, then the FCS
can be programmed to be passed through or overwritten with a newly calculated FCS. The receive side can be
programmed to send packets to the system interface that do or don't contain FCS bytes.
Programmable transmit packet synchronization – The transmit data line can be provisioned to be bit
synchronous or octet-aligned.
Programmable FCS type – The FCS can be programmed to be a 16-bit FCS or a 32-bit FCS.
Supports FCS error insertion – FCS error insertion can be programmed for insertion of errors individually or
continuously at a programmable rate.
Supports bit or byte stuffing/destuffing – The bit or byte synchronous(octet-aligned) mode determines the
bit or byte stuffing/destuffing.
Programmable packet size limits – The receive side can be programmed to abort packets over a
programmable maximum size or under a programmable minimum size. The maximum packet size allowed is
65,535 bytes.
Selectable packet scrambling/de-scrambling – Packet scrambling and/or de-scrambling can be disabled.
Separate FCS erred packet and aborted packet counts – Separate counts of aborted packets, size violation
packets, and FCS erred packets are kept.
Optional erred packet filtering – Erred packet extraction can be disabled
Programmable inter-frame fill – The transmit inter-frame fill value is programmable.
43
+ 1) over the payload only, a self-synchronous scrambler
31
+ x
28
+ 1).

Related parts for DS3163