MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 543

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 14
QADC64E Enhanced Mode Operation
The two queued analog-to-digital converter (QADC) modules on the MPC561/MPC563 devices are
10-bit, unipolar, successive approximation converters. The modules can be configured to operate in one of
two modes, legacy mode (for MPC555 compatibility) and enhanced mode. This chapter describes how the
module operates in enhanced mode. Refer to
information regarding the QADC64E functionality in legacy mode.
For this revision of the QADC, the name QADC64E implies the enhanced version of the QADC64
module, not just enhanced mode of operation. For simplicity, the names QADC and QADC64E may be
used interchangeably throughout this document.
14.1
Figure 14-1
Freescale Semiconductor
EXTERNAL
Triggers
QADC64E Block Diagram
displays the major components of the QADC64E modules on the MPC561/MPC563.
CONTROL
DIGITAL
IMB3
MUX Address
EXTERNAL
BUS INTERFACE UNIT
MPC561/MPC563 Reference Manual, Rev. 1.2
Figure 14-1. QADC64E Block Diagram
(BIU)
Command Words (CCW), 64 Entries
Queues OF 10-BIT Conversion
ANALOG Input Multiplexor and
DIGITAL Signal Functions
Chapter 13, “QADC64E Legacy Mode
Up to 16 ANALOG
Input Signals
10-bit ANALOG to DIGITAL CONVERTER
REFERENCE
10-bit RESULT Table,
Inputs
RESULT Alignment
64 Entries
10-bit to 16-bit
ANALOG POWER
Operation,” for
Inputs
14-1

Related parts for MPC561MZP56