EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 1065

IC STRATIX IV FPGA 530K 1152HBGA

EP4SGX530HH35C2N

Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX530HH35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX530HH35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAD
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAE
Manufacturer:
ALTERA
0
Chapter 3: ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices
Dynamic Reconfiguration
Table 3–2. MegaWizard Plug-In Manager Options (Page 4) (Part 2 of 2)
February 2011 Altera Corporation
Write Control
Read Control
ALTGX_RECONFIG
Setting
The PMA control ports available to write various analog
settings to the transceiver channels controlled by the
dynamic reconfiguration controller are as follows:
These are optional signals. The signal widths are based on
the setting you entered for the What is the number of
channels controlled by the reconfig controller? option
and whether you enabled the Use
'logical_channel_address' port for Analog controls
reconfiguration option. The port width is also determined
by the Use the same control signal for all channels
option.
At least one of these PMA control ports must be enabled
to configure and use the dynamic reconfiguration
controller.
The PMA control ports available to read the existing values
from the transceiver channels controlled by the dynamic
reconfiguration controller are as follows:
These are optional signals. The signal widths are based on
the setting you entered for the What is the number of
channels controlled by the reconfig controller? option
and whether you enabled the Use
'logical_channel_address' port for Analog controls
reconfiguration option.
The PMA controls are available for selection only if you
select the corresponding write control. Read and write
transactions cannot be performed simultaneously.
tx_vodctrl—V
tx_preemp_0t—Pre-emphasis control pre-tap; 5 bits
per channel
tx_preemp_1t—Pre-emphasis control 1st post-tap;
5 bits per channel
tx_preemp_2t—Pre-emphasis control 2nd post-tap;
5 bits per channel
rx_eqdcgain—Equalizer DC gain; 3 bits per channel
rx_eqctrl—Equalizer control; 4 bits per channel
tx_vodctrl_out—V
tx_preemp_0t_out—Pre-emphasis control pre-tap;
5 bits per channel
tx_preemp1t_out—Pre-emphasis control 1st
post-tap; 5 bits per channel
tx_preemp_2t_out—Pre-emphasis control 2nd
post-tap; 5 bits per channel
rx_eqdcgain_out—Equalizer DC gain; 3 bits per
channel
rx_eqctrl_out—Equalizer control; 4 bits per channel
OD
; 3 bits per channel
Description
OD
; 3 bits per channel
“Dynamically Reconfiguring PMA
Controls” section of the
Reconfiguration in Stratix IV
Devices
Stratix IV Device Handbook Volume 3
chapter.
Reference
Dynamic
3–9

Related parts for EP4SGX530HH35C2N