EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 755

and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at

www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera’s standard warranty, but

reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any

information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

SIV52003-4.1

Overview

Stratix IV Device Handbook Volume 2: Transceivers

February 2011

SIV52003-4.1

This chapter describes the procedure for merging; for example, when combining

multiple protocols and data rates within a transceiver block. The instances you can

combine include Receiver Only and Transmitter and Receiver channels as well as

channels configured in Protocol Functional modes, channels using PLL cascade

clocks, channels in multiple transceiver blocks, and channels with a Basic (PMA

Direct) configuration. This chapter also offers several examples of sharing the clock

multiplier unit phase-locked loops (CMU PLLs).

For information about the supported data rate range for the auxiliary transmit

(ATX) PLL, refer to the “Transceiver Performance Specifications” section in the

and Switching Characteristics for Stratix IV Devices

Each transceiver channel in a Stratix

data rate or in an independent protocol mode. Within each transceiver channel, the

transmitter and receiver channels can run at different data rates. Each transceiver

block consists of two CMU PLLs that provide clocks to all the transmitter channels

within the transceiver block. Each receiver channel contains a dedicated clock data

recovery (CDR) unit.

In addition to the CMU PLLs, the ATX PLLs are available to provide clocks to the

transmitter channels that are configured for a specific data rate range.

This chapter includes the following sections:

■

“Glossary of Terms” on page 3–2

“Creating Transceiver Channel Instances” on page 3–3

“General Requirements to Combine Channels” on page 3–3

“Sharing CMU PLLs” on page 3–5

“Sharing ATX PLLs” on page 3–10

“Combining Receiver Only Channels” on page 3–10

“Combining Transmitter Channel and Receiver Channel Instances” on page 3–11

“Combining Transceiver Instances in Multiple Transceiver Blocks” on page 3–13

“Combining Transceiver Instances Using PLL Cascade Clocks” on page 3–16

“Combining Channels Configured in Protocol Functional Modes” on page 3–17

“Combining Transceiver Channels in Basic (PMA Direct) Configurations” on

page 3–25

“Combination Requirements When You Enable Channel Reconfiguration” on

page 3–42

3. Configuring Multiple Protocols and

Data Rates in Stratix IV Devices

IV GX and GT device can run at an independent

chapter.

EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 755

EP4SGX530HH35C2N

Specifications of EP4SGX530HH35C2N

Available stocks

Related parts for EP4SGX530HH35C2N