EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 445

and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at

www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera’s standard warranty, but

reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any

information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

SIV52001-4.2

Overview

Stratix IV Device Handbook Volume 2: Transceivers

February 2011

SIV52001-4.2

This chapter provides details about Stratix

transceiver channels, available modes, and a description of transmitter and receiver

channel datapaths.

For information about upcoming Stratix IV device features, refer to the

Stratix IV Device Features

For information about changes to the currently published Stratix IV Device Handbook,

refer to the

Stratix IV FPGAs deliver a breakthrough level of system bandwidth and power

efficiency for high-end applications, allowing you to innovate without compromise

with two offerings: Stratix IV GX and Stratix IV GT.

Stratix IV GX devices are part of the Altera

Stratix IV GX devices provide up to 32 full-duplex CDR-based transceivers with

physical coding sublayer (PCS) and physical medium attachment (PMA), at serial

data rates between 600 Mbps and 8.5 Gbps. Also, Stratix IV GX provides up to

16 additional full-duplex CDR-based transceivers with PMA supporting serial data

rates between 600 Mbps and 6.5 Gbps.

the transceiver channels support.

Table 1–1. Serial Protocols Supported by the Stratix IV GX Transceiver Channels

To implement proprietary protocols, the transceiver channels in the Stratix IV GX

device supports the highly flexible Basic single-width (600 Mbps to 3.75 Gbps) and

Basic double-width (1 Gbps to 8.5 Gbps) functional modes.

PCI Express

XAUI

GIGE

Serial RapidIO

SONET/SDH

(OIF) CEI PHY Interface

Serial Digital Interface (SDI)

Addendum to the Stratix IV Device Handbook

Protocol

(PCIe)

1. Transceiver Architecture in Stratix IV

document.

Gen 1 at 2.5 Gbps and Gen 2 at 5.0 Gbps

3.125 Gbps to 3.75 Gbps for HiGig support

1.25 Gbps

1.25 Gbps, 2.5 Gbps, and 3.125 Gbps

OC-12 at 622 Mbps, OC-48 at 2.488 Gbps, and

OC-96 at 4.976 Gbps

4.976 Gbps to 6.375 Gbps for Interlaken support

HD-SDI at 1.485 Gbps and 1.4835 Gbps

3G-SDI at 2.97 Gbps and 2.967 Gbps

Table 1–1

IV GX and GT transceiver architecture,

40 nm Stratix IV device family.

lists the Stratix IV GX serial protocols

Description

chapter.

Upcoming

Devices

EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 445

EP4SGX530HH35C2N

Specifications of EP4SGX530HH35C2N

Available stocks

Related parts for EP4SGX530HH35C2N