EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 765
EP4SGX530HH35C2N
Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
7.EP4SGX530HH35C2N.pdf
(1145 pages)
Specifications of EP4SGX530HH35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- EP4SGX530HH35C2N PDF datasheet #7
- Current page: 765 of 1154
- Download datasheet (32Mb)
Chapter 3: Configuring Multiple Protocols and Data Rates in Stratix IV Devices
Combining Transmitter Channel and Receiver Channel Instances
Combining Transmitter Channel and Receiver Channel Instances
February 2011 Altera Corporation
Multiple Transmitter Channel and Receiver Channel Instances
You can create separate transmitter and receiver channel instances and assign the
tx_dataout and rx_datain pins of the transmitter and receiver instances, respectively,
to the same physical transceiver channel. This configuration is useful when you
intend to run the transmitter and receiver channel at different serial data rates. To
create separate transmitter and receiver channel instances, select the Transmitter only
and Receiver only options in the operating mode (General screen) of the ALTGX
MegaWizard Plug-In Manager.
The Quartus II software allows you to combine multiple Transmitter only and
Receiver only channel instances within the same transceiver block. Based on the pin
assignments, the Quartus II software combines the corresponding Transmitter only
and Receiver only channels in the same physical channel. To enable the Quartus II
software to combine the transmitter channel and receiver channel instances in the
same transceiver block, follow the rules and requirements outlined in:
■
■
■
Example 3
Consider the example design listed in
Table 3–5. Four ALTGX Instances for Example 3
After you create the above instances, if you force the placement of the instances, as
listed in
channel 0, and inst2 and inst3 to physical channel 1.
Table 3–6. Forced Placement of the Instances for Example 3
Instance Name
“General Requirements to Combine Channels” on page 3–3
“Multiple Channels Sharing a CMU PLL” on page 3–5
“Combining Receiver Only Channels” on page 3–10
inst0
inst1
inst2
inst3
Table
Instance Name
inst0
inst1
inst2
inst3
3–6, the Quartus II software combines inst0 and inst1 to physical
Transmitter only
Transmitter only
Configuration
Receiver only
Receiver only
Serial Data Rate
Table 3–5
Physical Channel Pin Assignments in the Same
(Gbps)
3.125
1.25
2.5
2
with four ALTGX instances.
Stratix IV Device Handbook Volume 2: Transceivers
RX pin of channel 0
RX pin of channel 1
TX pin of channel 0
TX pin of channel 1
Transceiver Block
Input Reference Clock Frequency
156.25
156.25
(MHz)
125
125
3–11
Related parts for EP4SGX530HH35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: