EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 217

IC STRATIX IV FPGA 530K 1152HBGA

EP4SGX530HH35C2N

Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX530HH35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX530HH35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAD
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530HH35C2NAE
Manufacturer:
ALTERA
0
Chapter 6: I/O Features in Stratix IV Devices
Termination Schemes for I/O Standards
Figure 6–34. RSDS I/O Standard Termination
Note to
(1) The R
February 2011 Altera Corporation
Termination
Termination
On-Board
External
OCT
Figure
S
and R
6–34:
f
P
1
values are pending characterization.
Transmitter
Transmitter
RSDS
Stratix IV devices support the RSDS output standard with data rates up to 230 Mbps
using LVDS output buffer types. For transmitters, use two single-ended output
buffers with the external one- or three-resistor networks in the column I/O bank, as
shown in
three-resistor topology is for data rates above 200 Mbps. The row I/O banks support
RSDS output using true LVDS output buffers without an external resistor network.
A resistor network is required to attenuate the LVDS output-voltage swing to meet
RSDS specifications. You can modify the three-resistor network values to reduce
power or improve noise margin. The resistor values chosen must satisfy
Equation 6–1.
Altera recommends performing additional simulations using IBIS models to validate
that custom resistor values meet the RSDS requirements.
For more information about the RSDS I/O standard, refer to the RSDS Specification
from the National Semiconductor website at www.national.com.
One-Resistor Network (RSDS_E_1R)
≤1 inch
≤1 inch
Figure
R P
R P
6–34. The one-resistor topology is for data rates up to 200 Mbps. The
50 Ω
50 Ω
50 Ω
50 Ω
(Note 1)
100 Ω
100 Ω
Stratix IV OCT
Receiver
Receiver
R s
----------- --------- -
R s
×
+
R p
------ -
R p
------ -
2
2
=
Transmitter
Transmitter
50Ω
Three-Resistor Network (RSDS_E_3R)
R S
R S
R S
R S
≤1 inch
1 inch
Stratix IV Device Handbook Volume 1
R P
R P
50
50 Ω
50
50 Ω
Equation
100 Ω
100
Stratix IV OCT
Ω
Receiver
Receiver
6–1.
6–45

Related parts for EP4SGX530HH35C2N