EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 666
EP4SGX530HH35C2N
Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
7.EP4SGX530HH35C2N.pdf
(1145 pages)
Specifications of EP4SGX530HH35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- EP4SGX530HH35C2N PDF datasheet #7
- Current page: 666 of 1154
- Download datasheet (32Mb)
1–222
Table 1–77. Stratix IV GX and GT ALTGX Megafunction Ports: PCIe Interface (Part 3 of 4)
Stratix IV Device Handbook Volume 2: Transceivers
tx_detectrxloopback
pipestatus
pipephydonestatus
Port Name
Output
Output
Output
Input/
Input
Clock Domain
Asynchronous
signal
N/A
N/A
Receiver detect or PCIe loopback control.
■
■
■
PCIe receiver status port.
■
■
■
PHY function completion indicator.
■
■
■
Functionally equivalent to the
txdetectrx/loopback signal defined in the
PCIe specification revision 2.0.
When asserted high in the P1 power state with
the tx_forceelecidle signal asserted—the
transmitter buffer begins the receiver detection
operation. After the receiver detect completion
is indicated on the pipephydonestatus port,
this signal must be de-asserted.
When asserted high in the P0 power state with
the tx_forceelecidle signal de-asserted—
the transceiver datapath gets dynamically
configured to support parallel loopback, as
described in
on page
Functionally equivalent to the rxstatus[2:0]
signal defined in the PCIe specification revision
2.0.
Synchronized with tx_clock.
The width of this signal is 3 bits per channel.
The encoding of receiver status on the
pipestatus port is as follows:
■
■
■
■
■
■
■
■
Functionally equivalent to the phystatus signal
defined in the PCIe specification revision 2.0.
Assert this signal high for one parallel clock
cycle to communicate completion of several
PHY functions, such as power state transition,
receiver detection, and signaling rate change
between Gen1 (2.5 Gbps) and Gen2 (5 Gbps).
Synchronized with tx_clkout.
000—Received data OK
001—1 skip added
010—1 skip removed
011—Receiver detected
100—8B/10B decoder error
101—Elastic buffer overflow
110—Elastic buffer underflow
111—Received disparity error
Chapter 1: Transceiver Architecture in Stratix IV Devices
1–194.
“PCIe Reverse Parallel Loopback”
Description
February 2011 Altera Corporation
Transceiver Port Lists
Channel
Channel
Channel
Scope
Related parts for EP4SGX530HH35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: