EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 573

• Manufacturer Part Number: EP4SGX530HH35C2N
• Description: IC STRATIX IV FPGA 530K 1152HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX530HH35C2N

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 564
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-HBGA
• Family Name: Stratix® IV
• Number Of Logic Blocks/elements: 531200
• # Registers: 424960
• # I/os (max): 560
• Process Technology: 40nm
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 531200
• Ram Bits: 28033024
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1152
• Package Type: FCHBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–106. Stratix IV GX and GT Transceivers in PCIe Functional Mode
February 2011 Altera Corporation
(FPGA Fabric-Transceiver
(FPGA Fabric-Transceiver
Interface Clock Cycles)
Interface Clock Cycles)
Interface Frequency
PCS-FPGA Fabric
PCS-FPGA Fabric
TX PCS Latency
Interface Frequency
RX PCS Latency
Rate Match FIFO
PCS-hardIP or
8B/10B Encoder/
Functional Mode
Channel Bonding
Interface Width
PCS-hardIP or
Interface Width
Interface Width
Byte SerDes
PCI Express
Word Aligner
Data Rate
PMA-PCS
PMA-PCS
Functional
Decoder
(Pattern)
hardIP
Modes
Figure 1–106
PCIe functional mode.
8-bit
Single
Width
10-bit
Enabled
250 MHz
Disabled
20 - 24
8-Bit
5 - 6
Basic
16-bit
shows the Stratix IV GX and GT transceiver configurations allowed in
Double
Width
(/K28.5+/,/K28.5-/)
Synchronization
State Machine
Stratix IV GX and GT Configurations
2.5 Gbps
x1, x4, x8
Automatic
Enabled
Enabled
(Gen1)
20-bit
10-Bit
250 MHz
Disabled
20 - 24
5 - 6
8-Bit
PIPE
10-bit
Disabled
10-bit
XAUI
125 MHz
Enabled
4 - 5.5
16-Bit
11.5 -
14.5
GIGE
10-bit
PIPE
Protocol
SRIO
10-bit
SONET
Stratix IV Device Handbook Volume 2: Transceivers
/SDH
8-bit
Enabled
Disabled
500 MHz
20 - 24
8-Bit
5 - 6
16-bit
(OIF)
CEI
10-bit
(/K28.5+/,/K28.5-/)
SDI
Synchronization
State Machine
Automatic
x1, x4, x8
Enabled
Enabled
5 Gbps
(Gen2)
10-Bit
10-Bit
Deterministic
Latency
20-Bit
Disabled
250 MHz
Enabled
4 - 5.5
16-Bit
11.5 -
14.5
1–129