SAF-C161U-LF V1.3 Infineon Technologies, SAF-C161U-LF V1.3 Datasheet - Page 212

no-image

SAF-C161U-LF V1.3

Manufacturer Part Number
SAF-C161U-LF V1.3
Description
IC MCU ISDN 16BIT TTL TQFP-100
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet

Specifications of SAF-C161U-LF V1.3

Core Processor
C166
Core Size
16-Bit
Speed
36MHz
Connectivity
EBI/EMI, SPI, UART/USART, USB
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Type
ROMless
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Other names
SAFC161ULFV1.3X
SAFC161ULFV13XP
SP000007502
Data Sheet
windows than the standard ADDRSEL registers. As the register pairs control integrated
peripherals rather than externally connected ones, they are fixed by mask programming
rather than being user programmable.
X-Peripheral accesses provide the same choices as external accesses, so these
peripherals may be bytewide or wordwide, with or without a separate address bus.
Interrupt nodes and configuration pins (on PORT0) are provided for X-Peripherals to be
integrated.
10.8
The following registers must be set for initialization of the C161U X-peripherals:
XPERCON-Register (Addr. F024, default: 0000):
SYSCON-Register (Addr. FF12, default: 0xx0):
SYSCON3-Register (Addr. F1D4, default: 0000):
XBCON1-Register (Addr.F114, default: 0000
This register is not used. Must be set to ’0000
XBCON2-Register (Addr.F116, default: 0000
Definition of the USB bus protocol.
Must be set to ’048x
XBCON3-Register (Addr.F118, default: 0000
Definition of the EPEC bus protocol.
Must be set to ’048x
Bit 6:
Bit 7:
Bit 2:
Bit 1:
Bit 15:
Bit 12:11: '00': USB transceiver in normal operation
Bit 8:
Bit 7:
Bit 3:
Bit 2:
Bit 1:
Bit 0:
Initialization of the C161U’s X-peripherals
'1': X-Peripherals enable
'1': X-Per accesses visible at externalXBUS '0': X-Per accesses not visible
'1': All peripheral clocks disabled
’01’: Suspend mode, differential USB receiver switched off
’10’: Reserved, do not use this combination
’11’: USB transceiver switched off - full power down mode
'1': Disable EPEC clock
'1': Disable SSC clock
'1': Disable ASC clock
'1': Disable RTC clock
'1': Disable GPT12 clock
'1': USB module active
'1': EPEC active
'1': Disable USB clock
H
H
’. Recommended using 0 waitstates: ’048F
’. Recommended using 0 waitstates: ’048F
212
H
H
H
):
H
):
):
’).
'0': USB module switched-off
'0': EPEC switched-off
'0': Individual disable control by
'0': Enable EPEC clock
'0': Enable USB clock
'0': Enable GPT12 clock
'0': Enable SSC clock
'0': Enable ASC clock
'0': Enable RTC clock
bits 14 thru 0
'0': X-Peripherals disable
External Bus Interface
H
H
’.
’.
2001-04-19
C161U

Related parts for SAF-C161U-LF V1.3