SAF-C161U-LF V1.3 Infineon Technologies, SAF-C161U-LF V1.3 Datasheet - Page 439

no-image

SAF-C161U-LF V1.3

Manufacturer Part Number
SAF-C161U-LF V1.3
Description
IC MCU ISDN 16BIT TTL TQFP-100
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet

Specifications of SAF-C161U-LF V1.3

Core Processor
C166
Core Size
16-Bit
Speed
36MHz
Connectivity
EBI/EMI, SPI, UART/USART, USB
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Type
ROMless
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Other names
SAFC161ULFV1.3X
SAFC161ULFV13XP
SP000007502
Boolean Bit Manipulation Instructions
• Manipulation of a maskable bit field
• Setting a single bit (to ‘1’):
• Clearing a single bit (to ‘0’):
• Movement of a single bit:
• Movement of a negated bit:
• ANDing of two bits:
• ORing of two bits:
• XORing of two bits:
• Comparison of two bits:
Shift and Rotate Instructions
• Shifting right of a word:
• Shifting left of a word:
• Rotating right of a word:
• Rotating left of a word:
• Arithmetic shifting right of a word (sign bit shifting): ASHR
Prioritize Instruction
• Determination of the number of shift cycles required to normalize a word operand
Data Movement Instructions
• Standard data movement of a word or byte: MOV, MOVB
• Data movement of a byte to a word location with either sign or zero byte extension:
Note: The data movement instructions can be used with a big number of different
System Stack Instructions
• Pushing of a word onto the system stack: PUSH
• Popping of a word from the system stack: POP
• Saving of a word on the system stack,and then updating the old word with a new value
Jump Instructions
• Conditional jumping to an either absolutely, indirectly, or relatively addressed target
Data Sheet
in either the high or the low byte of a word:
(floating point support): PRIOR
MOVBS. MOVBZ
(provided for register bank switching): SCXT
instruction within the current code segment: JMPA, JMPI, JMPR
addressing modes including indirect addressing and automatic pointer in-/
decrementing.
439
BFLDH, BFLDL
BSET
BCLR
BMOV
BMOVN
BAND
BOR
BXOR
BCMP
SHR
SHL
ROR
ROL
Instruction Set Summary
2001-04-19
C161U

Related parts for SAF-C161U-LF V1.3