MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 195

no-image

MK30DN512ZVLK10

Manufacturer Part Number
MK30DN512ZVLK10
Description
ARM Microcontrollers - MCU KINETIS 512K SLCD
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MK30DN512ZVLK10

Core
ARM Cortex M4
Processor Series
K30
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
512 KB
Data Ram Size
128 KB
On-chip Adc
Yes
Operating Supply Voltage
1.71 V to 3.6 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
LQFP-80
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MK30DN512ZVLK10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
9.3 Debug Port Pin Descriptions
The debug port pins default after POR to their JTAG functionality with the exception of
JTAG_TRST_b and can be later reassigned to their alternate functionalities. In cJTAG
and SWD modes JTAG_TDI and JTAG_TRST_b can be configured to alternate GPIO
functions.
9.4 System TAP connection
The system JTAG controller is connected in parallel to the ARM TAP controller. The
system JTAG controller IR codes overlay the ARM JTAG controller IR codes without
conflict. Refer to the IR codes table for a list of the available IR codes. The output of the
TAPs (TDO) are muxed based on the IR code which is selected. This design is fully
JTAG compliant and appears to the JTAG chain as a single TAP. At power on reset,
ARM's IDCODE (IR=4'b1110) is selected.
Freescale Semiconductor, Inc.
JTAG_TMS/
SWD_DIO
JTAG_TCLK/
SWD_CLK
JTAG_TDI
JTAG_TDO/
TRACE_SW
O
JTAG_TRST
_b
2. Set the control level to 2 via zero-bit scans
3. Execute the Store Format (STFMT) command (00011) to set the scan format register
Pin Name
to 1149.7 scan format
I/O
I
I
O
I
Type
JTAG Debug Port
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
JTAG Test
Mode
Selection
JTAG Test
Clock
JTAG Test
Data Input
JTAG Test
Data Output
JTAG Reset
Description
Table 9-2. Debug port pins
I
Type
cJTAG Debug Port
I/O
O
I
-
cJTAG Data
cJTAG Clock
Trace output
over a single
pin
cJTAG Reset
Description
-
-
Type
I/O
SWD Debug Port
O
I
-
Serial Wire
Data
Serial Wire
Clock
Trace output
over a single
pin
-
Description
-
Chapter 9 Debug
Pull-up
Pull-down
Pull-up
N/C
Pull-up
Internal Pull-
up\Down
195

Related parts for MK30DN512ZVLK10