MK30DN512ZVLK10 Freescale Semiconductor, MK30DN512ZVLK10 Datasheet - Page 880

no-image

MK30DN512ZVLK10

Manufacturer Part Number
MK30DN512ZVLK10
Description
ARM Microcontrollers - MCU KINETIS 512K SLCD
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MK30DN512ZVLK10

Core
ARM Cortex M4
Processor Series
K30
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
512 KB
Data Ram Size
128 KB
On-chip Adc
Yes
Operating Supply Voltage
1.71 V to 3.6 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
LQFP-80
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MK30DN512ZVLK10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Functional Description
36.4.11.10 FTM Counter Synchronization
The FTM counter synchronization is a mechanism that allows the FTM to re-start the
PWM generation at a certain point in the PWM period. The channels outputs are forced
to their initial value (except for channels in output compare mode) and the FTM counter
is forced to its initial counting value defined by CNTIN register.
The following figure shows the FTM counter synchronization. Note that after the
synchronization event had occurred the channel (n) is set to its initial value and the
channel (n+1) is not set to its initial value due to a specific timing of this figure in which
the deadtime insertion prevents this channel output from transitioning to 1. If no deadtime
insertion is selected then the channel (n+1) transitions to logical value 1 immediately
after the synchronization event had occurred.
The FTM counter synchronization can be done by either the enhanced PWM
synchronization (SYNCMODE = 1) or the legacy PWM synchronization (SYNCMODE
= 0). However, it is expected that the FTM counter be synchronized only by the enhanced
PWM synchronization.
In the case of enhanced PWM synchronization, the FTM counter synchronization
depends on SWRSTCNT and HWRSTCNT bits according to the following flowchart.
880
channel (n+1) output
channel (n) output
channel (n+1) match
(after deadtime
(after deadtime
channel (n) match
FTM counter
insertion)
insertion)
Figure 36-220. FTM Counter Synchronization
K30 Sub-Family Reference Manual, Rev. 6, Nov 2011
synchronization event
Freescale Semiconductor, Inc.

Related parts for MK30DN512ZVLK10