R5S72030W200FP Renesas Electronics America, R5S72030W200FP Datasheet - Page 1108

IC SUPERH MPU ROMLESS 240QFP

R5S72030W200FP

Manufacturer Part Number
R5S72030W200FP
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7200r
Datasheets

Specifications of R5S72030W200FP

Core Processor
SH2A-FPU
Core Size
32-Bit
Speed
200MHz
Connectivity
CAN, I²C, SCI, SSI, SSU, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
82
Program Memory Type
ROMless
Ram Size
80K x 8
Voltage - Supply (vcc/vdd)
1.1 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
240-QFP
For Use With
R0K572030S000BE - KIT DEV FOR SH7203HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72030W200FP
Manufacturer:
SAMSUNG
Quantity:
1 001
Part Number:
R5S72030W200FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
R5S72030W200FP
Manufacturer:
RENESAS
Quantity:
8 000
Section 22 AND/NAND Flash Memory Controller (FLCTL)
Note:
Rev. 3.00 Sep. 28, 2009 Page 1076 of 1650
REJ09B0313-0300
Bit
2
1
0
* Only 0 can be written to these bits.
Bit Name
TEINTE
TRINTE1
TRINTE0
Initial
Value
0
0
0
R/W
R/W
R/W
R/W
Description
Enables or disables an interrupt request to the CPU
when a transfer has been ended (TREND bit in
FLTRCR).
0: Disables the transfer end interrupt request to the
1: Enables the transfer end interrupt request to the CPU
Enables or disables an interrupt request to the CPU by
a transfer request issued from FLECFIFO.
0: Disables an interrupt request to the CPU by a
1: Enables an interrupt request to the CPU by a transfer
When the DMA transfer is enabled, this bit should be
cleared to 0.
Enables or disables an interrupt request to the CPU by
a transfer request issued from FLDTFIFO.
0: Disables an interrupt request to the CPU by a
1: Enables an interrupt request to the CPU by a transfer
When the DMA transfer is enabled, this bit should be
cleared to 0.
Transfer End Interrupt Enable
FLECFIFO Transfer Request Enable to CPU
FLDTFIFO Transfer Request Enable to CPU
CPU
transfer request from FLECFIFO.
request from FLECFIFO.
transfer request from FLDTFIFO
request from FLDTFIFO

Related parts for R5S72030W200FP