mpc823rg Freescale Semiconductor, Inc, mpc823rg Datasheet - Page 609

• Manufacturer Part Number: mpc823rg
• Description: Mpc823 Powerquicc Integrated Communications Processor For Portable Systems
• Manufacturer: Freescale Semiconductor, Inc

16.8.2 Baud Rate Generator Configuration Registers
The 32-bit, memory-mapped baud rate generator configuration (BRGC1–4) registers are
used to configure the baud rate generators. At reset, the baud rate generators are disabled
and the BRGOx output clock is high. These registers can be written at any time and you do
not need to disable any internal or external devices connected to the BRGOx output clock.
Changes to the baud rate generators occur at the end of the next BRG clock cycle (no spikes
occur on the BRGOx output clock).
Bits 0–13—Reserved
These bits are reserved and must be set to 0.
RST—Reset Baud Rate Generator
This bit performs a software reset of the baud rate generator identical to that of an external
reset. A reset disables the baud rate generator and sets the BRGOx output clock. This can
only be seen externally if the BRGOx function is enabled to reach the corresponding port A
or B parallel I/O pin.
EN—Enable Baud Rate Generator Count
This bit is used to dynamically stop the baud rate generator from counting, which may be
useful for low-power modes.
BRGC1–BRGC4
RESET
RESET
FIELD
ADDR
FIELD
ADDR
R/W
R/W
BIT
BIT
0 = Enable the baud rate generator.
1 = Reset the baud rate generator (software reset).
0 = Stop all clocks to the baud rate generator.
1 = Enable clocks to the baud rate generator.
16
0
EXTC
R/W
0
17
1
R/W
ATB
(IMMR & 0xFFFF0000) + 0x9F0 (BRGC1), 0x9F4 (BRGC2), 0x9F8 (BRGC3), 0x9FC (BRGC4)
(IMMR & 0xFFFF0000) + 0x9F2 (BRGC1), 0x9F6 (BRGC2), 0x9FA (BRGC3), 0x9FE (BRGC4)
18
2
0
Freescale Semiconductor, Inc.
For More Information On This Product,
19
3
20
MPC823 REFERENCE MANUAL
4
Go to: www.freescale.com
21
5
RESERVED
22
6
R/W
0
23
7
24
8
R/W
CD
0
25
9
Communication Processor Module
10
26
11
27
12
28
13
29
RST
R/W
14
30
0
16-157
DIV16
R/W
R/W
15
EN
31
0
0