mpc823rg Freescale Semiconductor, Inc, mpc823rg Datasheet - Page 907

• Manufacturer Part Number: mpc823rg
• Description: Mpc823 Powerquicc Integrated Communications Processor For Portable Systems
• Manufacturer: Freescale Semiconductor, Inc

16.13.3 I
16.13.3.1 I
transaction by transmitting a message specifying a read or write operation to the I
If a read operation is specified, the direction of the transfer is changed after the read
operation is acknowledged, and the slave device then becomes the transmitter. If a write
operation is specified, the direction of the transfer remains unchanged.
As the I
possible collision with other I
stops and the controller reverts to slave mode. A maskable interrupt may be issued to the
core to allow the software to retransmit later.
In master mode operation, setting the S bit in the TX buffer descriptor will cause a start
condition to be sent before this buffer is transmitted. If the TX buffer descriptor is the first
one in the ring, then a start condition will be issued, regardless of the S bit setting. Setting
the L bit will cause a stop condition to be sent after the buffer is transmitted. You must set
the L bit for the last TX buffer in the ring.
You must set the M/S bit in the I2COM register to configure the controller as a master. Clear
the I2CMOD register’s EN bit to disable the I
frequency for the I2MOD and I2BRG registers. The I2ADD register does not need to be
programmed when you are operating the I
I
2
C controller by setting the EN bit in the I2MOD register.
2
C controller shifts out each bit, it monitors the level of the SDA pin to detect a
2
2
C Controller Transmission and Reception Process
C MASTER MODE. When the I
SCL
SDA
Freescale Semiconductor, Inc.
START CONDITION
For More Information On This Product,
2
C master transmitters. If a collision is detected, transmission
MPC823 REFERENCE MANUAL
Figure 16-125. I
Go to: www.freescale.com
2
DATA BYTE
C controller in single-master mode. Enable the
2
2
C controller before programming the SCL clock
C controller is in master mode, it initiates a
2
C Timing
A
C
K
STOP CONDITION
Communication Processor Module
2
C slave.
16-455