upd70f3422gj-gae-qs-ax Renesas Electronics Corporation., upd70f3422gj-gae-qs-ax Datasheet - Page 884

no-image

upd70f3422gj-gae-qs-ax

Manufacturer Part Number
upd70f3422gj-gae-qs-ax
Description
32-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet
Chapter 28
884
P05/DRST
RESPOC
OCDM0
RESET
Figure 28-1
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
28.3.1 Starting normal operation after RESET and RESPOC
28.3.2 Starting debugger after RESET and RESPOC
28.3 N-Wire Enabling Methods
Note
reset
“0”
For “normal operation” it has to be assured that the pins P05, P52…P55 are
available as port pins after either reset event. Therefore the software has to
perform OCDM.OCDM0 = 0 to make the pins available as port pins after
RESET.
Note that after any external reset via the RESET pin OCDM.OCDM0 is set to
"1" and the pins P05, P52…P55 are not available as application function pins
until the software sets OCDM.OCDM0 = 0.
Start without N-Wire activation
The software has to set OCDM.OCDM0 = 1 for enabling the N-Wire interface
also upon a RESPOC event. Afterwards the debugger may start to establish
communication with the controller by setting the DRST pin to high level and to
take control over the CPU.
On start of the debugger the entire controller is reset, i.e. all registers are set to
their default states and the CPU's program counter is set to the reset vector
0000 0000
for flash memory devices.
After RESPOC the controller is operating without debugger control. Thus all
CPU instructions until the software performs OCDM.OCDM0 = 1 can not be
debugged. To restart the user’s program from beginning under the debugger’s
control apply an external RESET after the debugger has started, as shown in
Figure 28-2. This will cause the program to restart. However the status of the
controller might not be the same as immediately after RESPOC, since the
internal RAM may have already been initialized, when the external RESET is
applied.
Preliminary User’s Manual U17566EE1V2UM00
H
normal operation
with ROM mask devices respectively to the variable reset vector
reset
“1”
XXXXXXXXXXXXXXXXXXXX
Application software
sets OCDM.OCDM0=0
normal operation
On-Chip Debug Unit

Related parts for upd70f3422gj-gae-qs-ax