DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 322
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 322 of 530
- Download datasheet (16Mb)
9–42
Figure 9–24. Enabling Compression Bitstreams in Compiler Settings for Stratix V
Stratix V Device Handbook Volume 2: Device Interfaces and Integration
Configuration Data Decompression
1
Stratix V devices support configuration data decompression, which saves
configuration memory space and may shorten the configuration time. This feature
allows you to store compressed configuration data in the configuration or other
memory devices and transmit this compressed data to the Stratix V devices. During
configuration, the Stratix V device decompresses the data in real time and programs
its SRAM cells. The data decompression is done on-the-fly during configuration and
does not require an additional processing time.
Preliminary data indicates that compression typically reduces the configuration data
size by 30 to 55% based on the designs used. This reduces the storage requirement
capacity for the flash memory. The decompression feature is supported in all
configuration schemes except JTAG.
In FPP, enabling the decompression feature requires a different DCLK-to-DATA[] ratio.
For more information, refer to
There are two ways to enable compression for Stratix V data—before design
compilation (in the Compiler Settings menu) and after design compilation (in the
Convert Programming Files window).
To enable compression in the project’s Compiler Settings menu, follow these steps:
1. On the Assignments menu, click Device to bring up the Settings dialog box.
2. After selecting your Stratix V device, open the Device and Pin Options dialog
3. In the Configuration settings panel, turn on the Generate compressed bitstreams
box.
option (refer to
Chapter 9: Configuration, Design Security, and Remote System Upgrades in Stratix V Devices
Figure
9–24).
“Fast Passive Parallel Configuration” on page
Configuration Data Decompression
May 2011 Altera Corporation
9–9.
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: