DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 486
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 486 of 530
- Download datasheet (16Mb)
4–30
GIGE
Figure 4–20. 1000 Base-X PHY in a Gigabit Ethernet OSI Reference Model
Stratix V Device Handbook Volume 3: Transceivers
1
This section describes Gigabit Ethernet (GIGE) link implementation using Stratix V
transceivers. It provides the transceiver channel datapath, clocking, and channel
placement guidelines when configured in a GIGE configuration.
IEEE 802.3 defines the 1000 Base-X PHY as an intermediate, or transition, layer that
interfaces various physical media with the MAC in a GIGE system. It shields the MAC
layer from the specific nature of the underlying medium. The 1000 Base-X PHY,
which has a physical interface data rate of 1.25 Gbps, is subdivided into three
sublayers—the physical coding sublayer (PCS), physical media attachment (PMA),
and physical medium dependent (PMD). These sublayers interface with the MAC
through the gigabit medium independent interface (GMII).
Figure 4–20
model.
When configured in GIGE functional mode, Stratix V transceivers have built-in PCS
and PMA circuitry to support 8B/10B encoding and decoding, synchronization, rate
matching, CDR, and serialization and deserialization.
In the MegaWizard Plug-In Manager, you can implement a GIGE link by instantiating
the Custom PHY IP core and selecting the GIGE Preset under Transceiver PHY in the
Interfaces menu.
Stratix V transceivers do not have built-in hard-IP support for other PCS functions,
such as idle-ordered sets substitution, auto-negotiation state machine,
collision-detect, and carrier-sense. If required, these functions must be implemented
in a programmable logic device (PLD) logic array or external circuits.
Presentation
Model Layers
Application
Transport
Data Link
Reference
Physical
Session
Network
OSI
shows the 1000 Base-X PHY position in a Gigabit Ethernet OSI reference
GMII
Chapter 4: Transceiver Protocol Configurations in Stratix V Devices
MAC (Optional)
CSMA/CD Layers
Higher Layers
Reconciliation
Medium
PCS
MAC
PMA
PMD
LLC
LAN
1000 Base-X
PHY
May 2011 Altera Corporation
GIGE
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: