DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 413
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 413 of 530
- Download datasheet (16Mb)
Chapter 1: Transceiver Architecture in Stratix V Devices
10G PCS Architecture
May 2011 Altera Corporation
f
1
Figure 1–38. Scrambler
Disparity Generator
The disparity generator block is designed for the Interlaken protocol specification and
provides a DC-balanced data output. It receives data from the scrambler and inverts
the running disparity to stay within the ±96-bit boundary. To ensure this running
disparity requirement, it inverts bits [63:0] and sets bit 66 to indicate inversion.
The disparity generator is only used in the Interlaken configuration.
Table 1–16
Table 1–16. Interpretation of the MSB in the 67-Bit Payload for Stratix V Devices
Transmitter Gear Box
The transmitter gear box adapts the PCS data width to a smaller bus width for
interfacing with the PMA. Because of the transmitter gear box, the difference in the
bus widths between the PCS and PMA is made transparent to the logic in the FPGA
fabric.
For the supported PMA-PCS widths, refer to the
Stratix V Devices
Configurations in Stratix V Devices
MSB
Data from 64B/66B Encoder
Metaframes from CRC-32
0
1
Generator Blocks
Bits [63:0] are not inverted; the receiver may process this word without modification
Bits [63:0] are inverted; the receiver must invert the word to achieve the original word
before processing it
interprets the MSB of the 67-bit payload.
chapter. For custom configurations, refer to the
66
66
Programmable Initialization Seed
(Frame-Synchronous Mode)
(Self-Synchronous Mode)
chapter.
Scrambler
Scrambler
Scrambler
Interpretation
Transceiver Protocol Configurations in
Stratix V Device Handbook Volume 3: Transceivers
Scrambler Data to Disparity
Generator in Interlaken Configuration
Scrambler Data to TX
Gear Box in 10GBASE-R Configuration
Transceiver Custom
1–41
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-DEV-2AGX125N](/photos/28/41/284154/dk-dev-2agx125n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
![DK-DEV-3CLS200N](/photos/9/24/92409/dk-dev-3cls200n_tmb.jpg)
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SE530N](/photos/28/41/284157/dk-dev-4se530n_tmb.jpg)
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
![DK-DEV-2AGX260N](/photos/28/41/284175/dk-dev-2agx260n_tmb.jpg)
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
![DK-DEV-5M570ZN](/photos/18/31/183180/dk-dev-5m570zn_tmb.jpg)
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
![DK-DEV-3SL150N](/photos/9/20/92079/dk-dev-3sl150n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX230N](/photos/28/41/284156/dk-dev-4sgx230n_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![DK-DEV-1AGX60N](/photos/9/31/93181/mfgdk-dev-1agx60n_tmb.jpg)
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
![DK-DEV-4CGX150N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
![DK-DEV-4SGX530N](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: