DK-DEV-5SGXEA7/ES Altera, DK-DEV-5SGXEA7/ES Datasheet - Page 387
DK-DEV-5SGXEA7/ES
Manufacturer Part Number
DK-DEV-5SGXEA7/ES
Description
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer
Altera
Series
Stratix® Vr
Type
FPGAr
Specifications of DK-DEV-5SGXEA7/ES
Contents
Board
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
Stratix® V 5SGXEA7
Other names
544-2725
- Current page: 387 of 530
- Download datasheet (16Mb)
Chapter 1: Transceiver Architecture in Stratix V Devices
PMA Architecture
May 2011 Altera Corporation
Transmitter Buffer
f
Transmitter buffers support programmable differential output voltage (V
pre-emphasis, and OCT settings.
Transmitter Output Buffer
The transmitter buffer power supply only provides voltage to the transmitter output
buffers in the transceiver channels. The transmitter output buffer has additional
circuitry to improve signal integrity, such as the V
pre-emphasis circuitry, internal termination circuitry, and receiver detect capability to
support a PCIe configuration.
Programmable Transmitter Termination
Transmitter buffers include programmable on-chip differential termination of 85, 100,
120, or 150 . The resistance is adjusted by the on-chip calibration circuit during
calibration, which compensates for PVT changes. The transmitter buffers are current
mode drivers. Therefore, the resultant V
value.
Table 1–2
Table 1–2. OCT Assignment Settings for Stratix V Devices
You can disable OCT and use external termination. If you select external termination,
the transmitter common mode is tri-stated. Common mode is based on the external
termination connection.
Transmitter Analog Settings
This section describes the transmitter analog setting capability to improve signal
integrity.
For more information about the available settings, refer to the
IP Core User
Assignment Name
Available Values
lists the available termination settings.
Assign To
Guide.
Output termination
OCT 85
, OCT 100 , OCT 120 , OCT 150 and OFF
OD
is a function of the transmitter termination
Transmitter Serial Output Data Pin
Stratix V Device Handbook Volume 3: Transceivers
OD
, programmable three-tap
Altera Transceiver PHY
OD
),
1–15
Related parts for DK-DEV-5SGXEA7/ES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV ARRIA GX 1AGX60N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: