mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 1077

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
43.3.11 UART Control Register 4 (UARTx_C4)
Addresses: UART0_C4 is FFFF_8140h base + Ah offset = FFFF_814Ah
Freescale Semiconductor, Inc.
MAEN1
MAEN2
BRFA
Reset
Field
M10
Read
4–0
Write
7
6
5
Bit
UART1_C4 is FFFF_8160h base + Ah offset = FFFF_816Ah
MAEN1
Match Address Mode Enable 1
Refer to
0
1
Match Address Mode Enable 2
Refer to
0
1
10-bit Mode select
The M10 bit causes a tenth, non-memory mapped bit to be part of the serial transmission. This tenth bit is
generated and interpreted as a parity bit. The M10 bit does not affect the LIN send or detect break
behavior. If M10 is set then both C1[M] and C1[PE] bits must also be set. This bit must be cleared when
C7816[ISO7816E] is set/enabled. Refer to
0
1
Baud Rate Fine Adjust
This bit field is used to add more timing resolution to the average baud frequency, in increments of 1/32.
Refer to
7
0
All data received is transferred to the data buffer if MAEN2 is cleared.
All data received with the most significant bit cleared, is discarded. All data received with the most
significant bit set, is compared with contents of MA1 register. If no match occurs, the data is
discarded. If match occurs, data is transferred to the data buffer.This bit must be cleared when
C7816[ISO7816E] is set/enabled.
All data received is transferred to the data buffer if MAEN1 is cleared.
All data received with the most significant bit cleared, is discarded. All data received with the most
significant bit set, is compared with contents of MA2 register. If no match occurs, the data is
discarded. If match occurs, data is transferred to the data buffer.This bit must be cleared when
C7816[ISO7816E] is set/enabled.
The parity bit is the ninth bit in the serial transmission.
The parity bit is the tenth bit in the serial transmission.
Match address operation
Match address operation
Baud rate generation
MAEN2
0
6
MCF51JF128 Reference Manual, Rev. 2, 03/2011
UARTx_C4 field descriptions
M10
0
5
for more information.
for more information.
for more information.
Chapter 43 Universal Asynchronous Receiver/Transmitter (UART)
Preliminary
0
Data format (non ISO-7816)
4
Description
0
3
BRFA
0
2
for more information.
0
1
0
0
1077

Related parts for mcf51jf128