mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 1144

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Memory Map and Registers
44.3.3 SAI Transmit Configuration 2 Register (I2Sx_TCR2)
This register cannot be altered when the transmit enable bit is set.
Addresses: I2S0_TCR2 is FFFF_8200h base + 8h offset = FFFF_8208h
1144
Reset
Reset
CLKMODE
Bit
Bit
W
W
Reserved
Reserved
R
R
31–28
27–26
23–8
Field
BCP
BCD
7–0
DIV
25
24
31
15
0
0
30
14
0
0
This read-only bitfield is reserved and always has the value zero.
Clocking mode
When configured for external bit clock configures for asynchronous or synchronous operation. When
configured for internal bit clock, selects the Audio Master Clock used to generate the internal bit clock.
00
01
10
11
Bit clock polarity
Configures the polarity of the bit clock.
0
1
Bit clock direction
Configures the direction of the bit clock.
0
1
This read-only bitfield is reserved and always has the value zero.
Bit clock divide
0
Bit Clock is active high (drive outputs on rising edge and sample inputs on falling edge).
Bit Clock is active low (drive outputs on falling edge and sample inputs on rising edge).
Bit clock is generated externally (slave mode).
Bit clock is generated internally (master mode).
29
13
Asynchronous mode (external bit clock) or Bus Clock selected (internal bit clock).
Synchronous with receiver (external bit clock) or Master Clock 1 selected (internal bit clock).
Synchronous with another SAI transmitter (external bit clock) or Master Clock 2 selected (internal bit
clock).
Synchronous with another SAI receiver (external bit clock) or Master Clock 3 selected (internal bit
clock).
0
0
28
12
0
0
MCF51JF128 Reference Manual, Rev. 2, 03/2011
0
CLKMODE
27
11
0
0
I2Sx_TCR2 field descriptions
Table continues on the next page...
26
10
0
0
BCP
25
0
0
9
Preliminary
BCD
24
0
0
8
Description
23
0
0
7
22
0
0
6
21
0
0
5
20
0
0
4
DIV
Freescale Semiconductor, Inc.
0
19
0
0
3
18
0
0
2
17
0
0
1
16
0
0
0

Related parts for mcf51jf128