mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 823

• Manufacturer Part Number: mcf51jf128
• Description: Mcf51jf128 Reference Manual
• Manufacturer: Freescale Semiconductor, Inc

37.3.17 Output Mask (FTMx_OUTMASK)
This register provides a mask for each FTM channel. The mask of a channel determines if
its output responds (that is, it is masked or not) when a match occurs. This feature is used
for BLDC control where the PWM signal is presented to an electric motor at specific
times to provide electronic commutation.
Any write to the OUTMASK register, stores the value into a write buffer. The register is
updated with the value of its write buffer according to
Addresses: FTM0_OUTMASK is FFFF_8440h base + 23h offset = FFFF_8463h
Freescale Semiconductor, Inc.
CH7OM
CH6OM
CH1OI
CH0OI
Field
Reset
Field
Read
Write
1
0
7
6
Bit
FTM1_OUTMASK is FFFF_8480h base + 23h offset = FFFF_84A3h
CH7OM
Channel 1 Output Initialization Value
Selects the value that is forced into the channel output when the initialization occurs.
0
1
Channel 0 Output Initialization Value
Selects the value that is forced into the channel output when the initialization occurs.
0
1
Channel 7 Output Mask
Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate
normally).
0
1
Channel 6 Output Mask
7
0
The initialization value is 0.
The initialization value is 1.
The initialization value is 0.
The initialization value is 1.
Channel output is not masked. It continues to operate normally.
Channel output is masked. It is forced to its inactive state.
FTMx_OUTINIT field descriptions (continued)
CH6OM
0
6
MCF51JF128 Reference Manual, Rev. 2, 03/2011
FTMx_OUTMASK field descriptions
CH5OM
Table continues on the next page...
0
5
Preliminary
CH4OM
0
4
Description
Description
CH3OM
PWM
0
3
Synchronization.
CH2OM
0
2
Chapter 37 FlexTimer (FTM)
CH1OM
0
1
CH0OM
0
0
823