mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 819

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
37.3.15 Synchronization (FTMx_SYNC)
This register configures the PWM synchronization.
A synchronization event can perform the synchronized update of MOD, CV, and
OUTMASK registers with the value of their write buffer and the FTM counter
initialization.
Freescale Semiconductor, Inc.
PWMSYNC
CAPTEST
FTMEN
WPDIS
Field
INIT
4
3
2
1
0
Capture Test Mode Enable
Enables the capture test mode.CAPTEST bit is write protected, this bit can only be written if WPDIS = 1.
0
1
PWM Synchronization Mode
Selects which triggers can be used by MOD, CV, CHnOM, and FTM counter synchronization
Synchronization).
0
1
Write Protection Disable
When write protection is enabled (MODE[WPDIS] = 0), write protected bits can not be written. When write
protection is disabled (MODE[WPDIS] = 1), write protected bits can be written. The WPDIS bit is the
negation of the WPEN bit. WPDIS is cleared when 1 is written to WPEN. WPDIS is set when WPEN bit is
read as a 1 and then 1 is written to WPDIS. Writing 0 to WPDIS has no effect.
0
1
Initialize the Output Channels
When a 1 is written to INIT bit the output channels are initialized according to the state of their
corresponding bit in the OUTINIT register. Writing a 0 to INIT bit has no effect.
The INIT bit is always read as 0.
FTM Enable
0
1
Capture test mode is disabled.
Capture test mode is enabled.
No restrictions. Software and hardware triggers can be used by MOD, CV, CHnOM, and FTM counter
synchronization.
Software trigger can only be used by MOD and CV synchronization, and hardware triggers can only
be used by CHnOM and FTM counter synchronization.
Write protection is enabled.
Write protection is disabled.
Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not
use the FTM-specific registers.
All registers including the FTM-specific registers (second set of registers) are available for use with no
restrictions.
FTMx_MODE field descriptions (continued)
MCF51JF128 Reference Manual, Rev. 2, 03/2011
Preliminary
Description
Chapter 37 FlexTimer (FTM)
(PWM
819

Related parts for mcf51jf128