mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 1146

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Reset
Memory Map and Registers
44.3.5 SAI Transmit Configuration 4 Register (I2Sx_TCR4)
This register cannot be altered when the transmit enable bit is set.
Addresses: I2S0_TCR4 is FFFF_8200h base + 10h offset = FFFF_8210h
1146
Bit
W
R
Reserved
Reserved
Reserved
Reserved
31
0
SYWD
31–20
19–16
15–13
FRSZ
12–8
Field
FSE
FSP
7–5
MF
30
4
3
2
1
0
29
0
28
0
This read-only bitfield is reserved and always has the value zero.
Frame size
Configures the number of words in each frame. The value written should be one less than the number of
words in the frame (for example, write 0 for one word per frame). The maximum supported frame size is
16 words.
This read-only bitfield is reserved and always has the value zero.
Sync width
Configures the length of the frame sync in number of bit clocks. The value written should be one less than
the number of bit clocks (for example, write 0 for the frame sync to assert for one bit clock only). The sync
width cannot be configured longer than the first word of the frame.
This read-only bitfield is reserved and always has the value zero.
MSB first
Specifies whether the LSB or the MSB is transmitted/received first.
0
1
Frame sync early
0
1
This read-only bit is reserved and always has the value zero.
Frame sync polarity
Configures the polarity of the frame sync.
0
1
27
0
LBS is transmitted/received first.
MBS is transmitted/received first.
Frame sync asserts with the first bit of the frame.
Frame sync asserts one bit before the first bit of the frame.
Frame sync is active high.
Frame sync is active low.
26
0
0
25
0
24
0
MCF51JF128 Reference Manual, Rev. 2, 03/2011
23
0
22
0
I2Sx_TCR4 field descriptions
21
0
Table continues on the next page...
20
0
19
0
FRSZ
18
0
Preliminary
17
0
16
0
15
0
Description
14
0
0
13
0
12
0
11
0
SYWD
10
0
0
9
0
8
Freescale Semiconductor, Inc.
0
7
0
0
6
0
5
4
0
0
3
0
0
2
0
1
0
0

Related parts for mcf51jf128