mcf51jf128 Freescale Semiconductor, Inc, mcf51jf128 Datasheet - Page 1080

no-image

mcf51jf128

Manufacturer Part Number
mcf51jf128
Description
Mcf51jf128 Reference Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51jf128VLH
Manufacturer:
MITSUBISHI
Quantity:
321
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Part Number:
mcf51jf128VLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51jf128VLH
Manufacturer:
FREESCALE
Quantity:
5 097
Module Memory Map
Addresses: UART0_MODEM is FFFF_8140h base + Dh offset = FFFF_814Dh
1080
TXRTSPOL
Reserved
RXRTSE
TXRTSE
TXCTSE
Reset
Field
Read
7–4
Write
3
2
1
0
Bit
UART1_MODEM is FFFF_8160h base + Dh offset = FFFF_816Dh
RXRTSE, TXRTSPOL, TXRTSE and TXCTSE must all be
cleared when C7816[ISO7816EN] is enabled. This will cause
the RTS to deassert during ISO-7816 wait times. The ISO-7816
protocol does not make use of the RTS and CTS signals.
This read-only bitfield is reserved and always has the value zero.
Receiver request-to-send enable
Allows the RTS output to control the CTS input of the transmitting device to prevent receiver overrun.
NOTE: Do not set both RXRTSE and TXRTSE.
0
1
Transmitter request-to-send polarity
Controls the polarity of the transmitter RTS. TXRTSPOL does not affect the polarity of the receiver RTS.
RTS will remain negated in the active low state unless TXRTSE is set.
0
1
Transmitter request-to-send enable
Controls RTS before and after a transmission.
0
1
Transmitter clear-to-send enable
TXCTSE controls the operation of the transmitter. TXCTSE can be set independently from the state of
TXRTSE and RXRTSE.
7
0
The receiver has no effect on RTS.
RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or
greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver
data register (FIFO) is less than RWFIFO[RXWATER].
Transmitter RTS is active low.
Transmitter RTS is active high.
The transmitter has no effect on RTS.
When a character is placed into an empty transmitter data buffer(FIFO), RTS asserts one bit time
before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter
data buffer(FIFO) and shift register are completely sent, including the last stop bit.
0
6
MCF51JF128 Reference Manual, Rev. 2, 03/2011
UARTx_MODEM field descriptions
0
Table continues on the next page...
0
5
Preliminary
NOTE
0
4
Description
RXRTSE
0
3
TXRTSPOL
0
2
Freescale Semiconductor, Inc.
TXRTSE
0
1
TXCTSE
0
0

Related parts for mcf51jf128