MC68EN360CAI25L Freescale Semiconductor, MC68EN360CAI25L Datasheet - Page 564

IC MPU QUICC 25MHZ 240-FQFP

MC68EN360CAI25L

Manufacturer Part Number
MC68EN360CAI25L
Description
IC MPU QUICC 25MHZ 240-FQFP
Manufacturer
Freescale Semiconductor
Series
MC68000r

Specifications of MC68EN360CAI25L

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
240-FQFP
Core Size
32 Bit
Cpu Speed
25MHz
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
FQFP
No. Of Pins
240
Supply Voltage Range
4.75V To 5.25V
Rohs Compliant
Yes
Family Name
M68xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360CAI25L
Manufacturer:
APLHA
Quantity:
12 000
Part Number:
MC68EN360CAI25L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EN360CAI25L
Manufacturer:
FREESCALE
Quantity:
20 000
Serial Communication Controllers (SCCs)
The following pins take on new meanings when the Ethernet protocol is selected for the
SCC:
The EEST has similar names for its connection to the seven basic QUICC pins. In addition,
the EEST contains a loopback pin to allow the QUICC to perform external loopback testing.
This can be controlled by any available parallel I/O pin on the QUICC.
7-240
1. Transmit Enable (TENA). The SCC’s RTS pin changes to become TENA when the
2. Receive Enable (RENA). The SCC’s CD pin changes to become RENA when the SCC
3. Collision (CLSN). The SCC’s CTS pin changes to become CLSN when the SCC is
NOTE: Short transmit frames are padded automatically by the QUICC.
SCC is configured for Ethernet operation. The polarity of TENA is active high; where-
as, the polarity of RTS is active low.
is configured for Ethernet operation. The polarity of RENA is active high; whereas, the
polarity of CD is active low.
configured for Ethernet operation. The polarity of CLSN is active high; whereas, the
polarity of CTS is active low.
PREAMBLE
7 BYTES
The carrier sense signal is often referred to in Ethernet descrip-
tions, because it defines whether the LAN is currently in use.
Carrier sense is defined as RENA ORed with CLSN.
DELIMITER
Figure 7-67. Connecting the QUICC to Ethernet
1 BYTE
FRAME
START
QUICC
SCC
PARALLEL I/O
RCLK (CLKx)
Freescale Semiconductor, Inc.
TCLK (CLKx)
TENA (RTS)
CLSN (CTS)
RENA (CD)
For More Information On This Product,
6 BYTES
RXD
TXD
ADDR.
DEST.
STORED IN TRANSMIT BUFFER
MC68360 USER’S MANUAL
STORED IN RECEIVE BUFFER
Go to: www.freescale.com
6 BYTES
SOURCE
ADDR.
NOTE
2 BYTES
LENGTH
TYPE/
TX
TENA
TCLK
RX
RENA
RCLK
CLSN
LOOP
MC68160
EEST
46–1500 BYTES
DATA
RJ-45
D-15
TWISTED PAIR
AUI
SEQUENCE
4 BYTES
FRAME
CHECK

Related parts for MC68EN360CAI25L