TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 661

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
ACLINK
Rev. 3.1 November 1, 2005
Bit
10
9
8
7:6
5
4
Mnemonic
CENTDMA
SURRDMA
AUDODMA
RDYCLR
MICSEL
Field Name
Enable Audio
Center
Transmit- data
DMA
Enable Audio
Surround L&R
Transmit-data
DMA
Enable Audio PCM
L&R Transmit-data
DMA
Reserved
Clear CODEC
Ready Bit
MIC Selection
Description
CENTDMA: Enable Audio Center Transmit-data DMA.
SURRDMA: Enable Audio Surround L&R Transmit-data DMA.
AUDODMA: Enable Audio PCM L&R Transmit-data DMA.
RDYCLR: Clear CODEC Ready Bit
MICSEL: MIC Selection.
R
W1S
R
W1S
W1C
Note:
R
W1S
Note : DMA size must be internal FIFO depth or more.
R
W1S
Note : DMA size must be internal FIFO depth or more.
Note : DMA size must be internal FIFO depth or more.
Table 24-11 ACCTLEN Register
0:
1:
0:
1:
0:
1:
0:
1:
0:
1:
0:
1:
0:
1:
This bit should only be written to reevaluate the CODEC
ready status after power-down command is sent to CODEC.
0:
1:
0:
1:
Indicates that audio Surround L&R transmit-data DMA
is disabled.
Indicates that audio Surround L&R transmit-data DMA
is enabled.
No effect
Enables audio Surround L&R transmit-data DMA.
Indicates that audio Center transmit-data DMA is
disabled.
Indicates that audio Center transmit-data DMA is
enabled.
No effect
Enables audio Center transmit-data DMA.
Indicates that audio PCM L&R transmit-data DMA is
disabled.
Indicates that audio PCM L&R transmit-data DMA is
enabled.
No effect
Enables audio PCM L&R transmit-data DMA.
No effect
Clear CODEC[1:0] ready bits
Indicates that PCM L&R (Slot 3&4) is selected for audio
reception.
Indicates that MIC (Slot 6) is selected for audio
reception.
No effect
Selects MIC (Slot 6) for audio reception.
24-19
Toshiba RISC Processor
R/W
R/W1S
R/W1S
R/W1S
W1S
R/W1S
TX4939
24
24

Related parts for TX4939XBG-400