HD6417615 Hitachi Semiconductor, HD6417615 Datasheet - Page 199

• Manufacturer Part Number: HD6417615
• Description: Hardware Manual
• Manufacturer: Hitachi Semiconductor

5.3.26
Vector number setting register T (VCRT) is a 16-bit read/write register that sets the serial I/O 2
(SIO2) receive overrun error interrupt and transmit underrun error interrupt vector numbers (0–
127).
VCRT is initialized to H'0000 by a reset. It is not initialized in standby mode.
Bits 15 and 7—Reserved: These bits are always read as 0. The write value should always be 0.
Bits 14 to 8—Serial I/O 2 (SIO2) Receive Overrun Error Interrupt Vector Number 6 to 0
(RER2V6–RER2V0): These bits set the vector number for the serial I/O 2 (SIO2) receive overrun
error interrupt. There are seven bits, so the value can be set between 0 and 127.
Bits 6 to 0—Serial I/O 2 (SIO2) Transmit Underrun Error Interrupt Vector Number 6 to 0
(TER2V6–TER2V0): These bits set the vector number for the serial I/O 2 (SIO2) transmit
underrun error interrupt. There are seven bits, so the value can be set between 0 and 127.
Initial value:
Initial value:
Vector Number Setting Register T (VCRT)
R/W:
R/W:
Bit:
Bit:
15
—
—
0
R
7
0
R
RER2V6 RER2V5 RER2V4 RER2V3 RER2V2 RER2V1 RER2V0
TER2V6 TER2V5 TER2V4 TER2V3 TER2V2 TER2V1 TER2V0
R/W
R/W
14
0
6
0
R/W
R/W
13
0
5
0
R/W
R/W
12
0
4
0
R/W
R/W
11
0
3
0
R/W
R/W
10
0
2
0
R/W
R/W
9
0
1
0
R/W
R/W
8
0
0
0
181