HD6417615 Hitachi Semiconductor, HD6417615 Datasheet - Page 478

no-image

HD6417615

Manufacturer Part Number
HD6417615
Description
Hardware Manual
Manufacturer
Hitachi Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417615ARBPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARF
Quantity:
8
Part Number:
HD6417615ARF
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
ABB
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417615ARFV
Manufacturer:
HITACHI
Quantity:
239
Part Number:
HD6417615ARFV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARFV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 4—Transfer Bus Mode Bit (TB): Selects the bus mode for DMA transfers. When 1 (burst
mode) is set to bit TB, set 1 (level detection) to the DREQ select bit (DS). When 1 is set to bit TB
and 0 (level detection) is set to bit DS, system operations are not guaranteed. The TB bit is
initialized to 0 by a reset and in standby mode. Its value is retained during a module standby.
Bit 4: TB
0
1
Bit 3—Transfer Address Mode Bit (TA): Selects the DMA transfer address mode. The TA bit is
initialized to 0 by a reset and in standby mode. Its value is retained during a module standby.
Bit 3: TA
0
1
Bit 2—Interrupt Enable Bit (IE): Determines whether or not to request a CPU interrupt at the end
of a DMA transfer. When the IE bit is set to 1, an interrupt (DEI) request is sent to the CPU when
the TE bit is set. The IE bit is initialized to 0 by a reset and in standby mode. Its value is retained
during a module standby.
Bit 2: IE
0
1
Bit 1—Transfer-End Flag Bit (TE): Indicates that the transfer has ended. When the value in the
DMA transfer count register (TCR) becomes 0, the DMA transfer ends normally and the TE bit is
set to 1. When TCR is not 0, the TE bit is not set if the transfer ends because of an NMI interrupt
or DMA address error, or because the DME bit in the DMA operation register (DMAOR) or the
DE bit was cleared. To clear the TE bit, read 1 from it and then write 0. When the TE bit is set,
setting the DE bit to 1 will not enable a transfer. The TE bit is initialized to 0 by a reset and in
standby mode. Its value is retained during a module standby.
Bit 1: TE
0
1
Description
Cycle-steal mode
Burst mode
Description
Dual address mode
Single address mode
Description
Interrupt request disabled
Interrupt request enabled
Description
DMA has not ended or was aborted
Cleared by reading 1 from the TE bit and then writing 0
DMA has ended normally (by TCR = 0)
(Initial value)
(Initial value)
(Initial value)
(Initial value)
463

Related parts for HD6417615