HD6417615 Hitachi Semiconductor, HD6417615 Datasheet - Page 246

no-image

HD6417615

Manufacturer Part Number
HD6417615
Description
Hardware Manual
Manufacturer
Hitachi Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417615ARBPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARF
Quantity:
8
Part Number:
HD6417615ARF
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
ABB
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417615ARFV
Manufacturer:
HITACHI
Quantity:
239
Part Number:
HD6417615ARFV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARFV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 18—PC Break Select B (PCBB): Selects whether a channel B instruction fetch cycle break is
effected before or after execution of the instruction.
Bit 18: PCBB
0
1
Bits 17 and 16—Reserved: These bits are always read as 0. The write value should always be 0.
Bit 15—CPU Condition Match Flag C (CMFCC): This flag is set to 1 when a CPU bus cycle
condition, among the break conditions set for channel C, is satisfied. This flag is not cleared to 0
(if the flag setting is to be checked again after it has once been set, the flag must be cleared by a
write).
Bit 15: CMFCC
0
1
Bit 14—DMAC Condition Match Flag C (CMFPC): This flag is set to 1 when an on-chip DMAC
bus cycle condition, among the break conditions set for channel C, is satisfied. This flag is not
cleared to 0 (if the flag setting is to be checked again after it has once been set, the flag must be
cleared by a write).
Bit 14: CMFPC
0
1
Bit 13—Execution-Times Break Enable C (ETBEC): Enables a channel C execution-times break
condition. When this bit is 1, a user break interrupt is generated when the number of break
conditions that have occurred equals the number of executions specified by the break execution
times register (BETRC).
Bit 13: ETBEC
0
1
228
Description
Channel B instruction fetch cycle break is effected before instruction execution
Channel B instruction fetch cycle break is effected after instruction execution
Description
User break interrupt has not been generated by a channel C CPU cycle
condition
User break interrupt has been generated by a channel C CPU cycle condition
Description
User break interrupt has not been generated by a channel C on-chip DMAC
cycle condition
User break interrupt has been generated by a channel C on-chip DMAC cycle
condition
Description
Channel C execution-times break condition is disabled
Channel C execution-times break condition is enabled
(Initial value)
(Initial value)
(Initial value)
(Initial value)

Related parts for HD6417615