HD6417615 Hitachi Semiconductor, HD6417615 Datasheet - Page 466

no-image

HD6417615

Manufacturer Part Number
HD6417615
Description
Hardware Manual
Manufacturer
Hitachi Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417615ARBPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARF
Quantity:
8
Part Number:
HD6417615ARF
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
ABB
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417615ARFV
Manufacturer:
HITACHI
Quantity:
239
Part Number:
HD6417615ARFV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARFV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
10.3.4
Multi-Buffer Frame Transmit Processing: If an error occurs during multi-buffer frame
transmission, the processing shown in figure 10.6 is carried out.
Where the transmit descriptor is shown as inactive (TACT bit = 0) in the figure, buffer data has
already been transmitted normally, and where the transmit descriptor is shown as active (TACT bit
= 1), buffer data has not been transmitted. If a frame transmit error occurs in the first descriptor
part where the transmit descriptor is active (TACT bit = 1), transmission is halted, and the TACT
bit cleared to 0, immediately. The next descriptor is then read, and the position within the transmit
frame is determined on the basis of bits TFP1 and TFP0 (continuing [00] or end [01]). In the case
of a continuing descriptor, the TACT bit is cleared to 0, only, and the next descriptor is read
immediately. If the descriptor is the final descriptor, not only is the TACT bit cleared to 0, but
write-back is also performed to the TFE and TFS bits at the same time. Data in the buffer is not
transmitted between the occurrence of an error and write-back to the final descriptor. If error
interrupts are enabled in the EtherC/E-DMAC status interrupt permission register (EESIPR), an
interrupt is generated immediately after the final descriptor write-back.
Multi-Buffer Frame Receive Processing: If an error occurs during multi-buffer frame reception,
the processing shown in figure 10.7 is carried out.
Where the receive descriptor is shown as inactive (RACT bit = 0) in the figure, buffer data has
already been received normally, and where the receive descriptor is shown as active (RACT bit =
1), this indicates a buffer for which reception has not yet been performed. If a frame receive error
E-DMAC
Multi-Buffer Frame Transmit/Receive Processing
Inactivates TACT and writes TFE, TFS
Descriptor read
Descriptor read
Descriptor read
Descriptor read
Inactivates TACT (changes 1 to 0)
Figure 10.6 E-DMAC Operation after Transmit Error
Inactivates TACT
Inactivates TACT
Inactivates TACT
0 0
0 0
0 0
1 0
1 0
1 0
1 0
1 0
1 1
Descriptors
1 0
0 0
0 0
0 0
0 0
0 0
0 0
0 1
1 0
Untransmitted
data is not
transmitted
after error
occurrence.
Descriptor
One frame
Buffer
Transmit error occurrence
Transmitted data
Untransmitted data
451

Related parts for HD6417615