HD6417615 Hitachi Semiconductor, HD6417615 Datasheet - Page 573

no-image

HD6417615

Manufacturer Part Number
HD6417615
Description
Hardware Manual
Manufacturer
Hitachi Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417615ARBPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARF
Quantity:
8
Part Number:
HD6417615ARF
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
ABB
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417615ARFV
Manufacturer:
HITACHI
Quantity:
239
Part Number:
HD6417615ARFV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARFV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
14.2.7
Note: * Only 0 can be written, to clear the flag.
The serial status 1 register (SC1SSR) is a 16-bit register in which the lower 8 bits consist of status
flags that indicate the operating status of the SCIF, and the upper 8 bits indicate the number of
receive errors in the data in the receive FIFO register.
SC1SSR can be read or written to at all times. However, 1 cannot be written to the ER, TDFE,
BRK, RDF, and DR status flags. Also note that in order to clear these flags to 0, they must first be
read as 1. The TEND, FER, and PER flags are read-only and cannot be modified.
SC1SSR is initialized to H'0084 by a reset, by the module standby function, and in standby mode.
Bits 15 to 12—Parity Error Count 3 to 0 (PER3 to PER0): These bits indicate the number of data
bytes in which a parity error occurred in the receive data in the receive FIFO data register.
These bits are cleared by reading all the receive data in the receive FIFO data register, or by
setting the RFRST bit to 1 in SCFCR and resetting the receive FIFO data register to the empty
state.
Bits 11 to 8—Framing Error Count 3 to 0 (FER3 to FER0): These bits indicate the number of data
bytes in which a framing error occurred in the receive data in the receive FIFO data register.
These bits are cleared by reading all the receive data in the receive FIFO data register, or by
setting the RFRST bit to 1 in SCFCR and resetting the receive FIFO data register to the empty
state.
560
Initial value:
Initial value:
Serial Status 1 Register (SC1SSR)
R/W:
R/W:
Bit:
Bit:
R/(W)*
PER3
ER
15
0
R
7
0
PER2
TEND
14
0
R
6
1
R
R/(W)*
PER1
TDFE
13
0
R
5
1
R/(W)*
PER0
BRK
12
0
R
4
0
FER3
FER
11
0
R
3
0
R
FER2
PER
10
0
R
2
0
R
R/(W)*
FER1
RDF
9
0
R
1
0
R/(W)*
FER0
DR
8
0
R
0
0

Related parts for HD6417615