DF3052BX25V Renesas Electronics America, DF3052BX25V Datasheet - Page 242

• Manufacturer Part Number: DF3052BX25V
• Description: MCU 5V 512K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Hr

Specifications of DF3052BX25V

• Core Processor: H8/300H
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: SCI, SmartCard
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Section 8 DMA Controller
The transfer count is specified as a 16-bit value in ETCR. The ETCR value is decremented by 1 at
each transfer. When the ETCR value reaches H'0000, the DTE bit is cleared, the transfer ends, and
a CPU interrupt is requested. The maximum transfer count is 65,536, obtained by setting ETCR to
H'0000.
Transfers can be requested (activated) by compare match/input capture A interrupts from ITU
channels 0 to 3, transmit-data-empty and receive-data-full interrupts from SCI channel 0, and
external request signals.
For the detailed settings see section 8.2.4, Data Transfer Control Registers (DTCR).
Figure 8.5 shows a sample setup procedure for idle mode.
Rev. 3.00 Mar 21, 2006 page 212 of 814
REJ09B0302-0300
destination addresses
Set transfer count
Idle mode setup
Set source and
Read DTCR
Set DTCR
Idle mode
Figure 8.5 Idle Mode Setup Procedure (Example)
1
2
3
4
1. Set the source and destination addresses
2. Set the transfer count in ETCR.
3. Read DTCR while the DTE bit is cleared
4. Set the DTCR bits as follows.
in MAR and IOAR. The transfer direction
is determined automatically from the
activation source.
to 0.
• Select the DMAC activation source
• Set the DTIE and RPE bits to 1 to
• Select byte size or word size with the
• Set the DTE bit to 1 to enable the
with bits DTS2 to DTS0.
select idle mode.
DTSZ bit.
transfer.