DF3052BX25V Renesas Electronics America, DF3052BX25V Datasheet - Page 502

MCU 5V 512K 100-TQFP

DF3052BX25V

Manufacturer Part Number
DF3052BX25V
Description
MCU 5V 512K 100-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheets

Specifications of DF3052BX25V

Core Processor
H8/300H
Core Size
16-Bit
Speed
25MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
70
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF3052BX25V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 13 Serial Communication Interface
Note: When a receive error occurs, further receiving is disabled. In receiving, the RDRF flag is
Table 13.11 Receive Error Conditions
Receive Error
Overrun error
Framing error
Parity error
Rev. 3.00 Mar 21, 2006 page 472 of 814
REJ09B0302-0300
In receiving, the SCI operates as follows.
1. The SCI monitors the receive data line. When it detects a start bit, the SCI synchronizes
2. Receive data is stored in RSR in order from LSB to MSB.
3. The parity bit and stop bit are received.
4.
internally and starts receiving.
After receiving, the SCI makes the following checks:
a. Parity check: The number of 1s in the receive data must match the even or odd parity
b. Stop bit check: The stop bit value must be 1. If there are two stop bits, only the first
c. Status check: The RDRF flag must be 0 so that receive data can be transferred from
If these checks all pass, the RDRF flag is set to 1 and the received data is stored in RDR. If
one of the checks fails (receive error), the SCI operates as indicated in table 13.11.
not set to 1. Be sure to clear the error flags to 0.
When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-full
interrupt (RXI) is requested. If the ORER, PER, or FER flag is set to 1 and the RIE bit in
SCR is also set to 1, a receive-error interrupt (ERI) is requested.
setting of the O/E bit in SMR.
stop bit is checked.
RSR into RDR.
Abbreviation
ORER
FER
PER
Condition
while RDRF flag is still set
to 1 in SSR
Stop bit is 0
from even/odd parity setting
in SMR
Receiving of next data ends
Parity of receive data differs
Receive data not transferred
from RSR to RDR
Receive data transferred from
RSR to RDR
Receive data transferred from
RSR to RDR
Data Transfer

Related parts for DF3052BX25V