DF3052BX25V Renesas Electronics America, DF3052BX25V Datasheet - Page 264

MCU 5V 512K 100-TQFP

DF3052BX25V

Manufacturer Part Number
DF3052BX25V
Description
MCU 5V 512K 100-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheets

Specifications of DF3052BX25V

Core Processor
H8/300H
Core Size
16-Bit
Speed
25MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
70
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF3052BX25V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 8 DMA Controller
8.4.10
During a DMA transfer, if the bus right is requested by an external bus request signal (BREQ) or
by the refresh controller, the DMAC releases the bus after completing the transfer of the current
byte or word. If there is a transfer request at this point, the DMAC requests the bus right again.
Figure 8.20 shows an example of the timing of insertion of a refresh cycle during a burst transfer
on channel 0.
Rev. 3.00 Mar 21, 2006 page 234 of 814
REJ09B0302-0300
Address
bus
RD
HWR
LWR
Address
bus
RD
HWR, LWR
,
External Bus Requests, Refresh Controller, and DMAC
DMAC cycle
(channel 1)
T
1
Figure 8.20 Bus Timing of Refresh Controller and DMAC
T
1
T
Figure 8.19 Timing of Multiple-Channel Operations
2
DMAC cycle (channel 0)
T
2
T
1
T
1
T
CPU
cycle
2
T
2
T
1
T
d
T
2
T
T
1
DMAC cycle
(channel 0A)
1
T
T
2
2
T
T
1
Refresh
cycle
1
T
T
2
2
T
T
1
d
CPU
cycle
T
T
DMAC cycle (channel 0)
1
2
T
T
2
d
T
T
1
1
DMAC cycle
(channel 1)
T
T
2
2
T
T
1
1
T
T
2
2

Related parts for DF3052BX25V