TX4939XBG-400 Toshiba, TX4939XBG-400 Datasheet - Page 10

no-image

TX4939XBG-400

Manufacturer Part Number
TX4939XBG-400
Description
Manufacturer
Toshiba
Datasheet

Specifications of TX4939XBG-400

Cpu Core
TX49/H4 90nm
Clock Mhz/max Mips
400/520
Inst./data Cache
32KB (4 Way)/32KB (4 Way)
Tlb
x
1cycle Mac
x
Volts (v)
1.25/2.5/3.3
Peripherals
DDR, NAND, ATA, ETHERNET, SECURITY, FPU, MMU, SPI, I2S, I2C, PCI, VIDEO, UART, TIMER, RTC
Companion Chip
TC86C001FG
Package
PGBA456

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TX4939XBG-400
Manufacturer:
NSC
Quantity:
872
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA
Quantity:
10 440
Part Number:
TX4939XBG-400
Manufacturer:
XILINX
0
Part Number:
TX4939XBG-400
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Index
CHAPTER 16. PCI CONTROLLER............................................................................................................................... 16-1
Rev. 3.1 November 1, 2005
15.7. M
15.8. DDR SDRAM C
15.9. R
15.10. R
15.11. R
15.12. W
15.13. DDR C
15.14. DDR C
16.1. F
16.2. B
16.3. D
16.4. PCI C
15.7.1. Address Mapping ..................................................................................................................................... 15-10
15.7.2. Wrapper Register ..................................................................................................................................... 15-12
15.8.1. Initialization protocol................................................................................................................................. 15-15
15.8.2. Supported DDR SDRAM Configurations.................................................................................................. 15-16
15.8.3. Delay Line Tuning .................................................................................................................................... 15-16
16.1.1. Overall........................................................................................................................................................ 16-1
16.1.2. Initiator Function ........................................................................................................................................ 16-1
16.1.3. Target Function .......................................................................................................................................... 16-1
16.1.4. PCI Arbiter.................................................................................................................................................. 16-2
16.1.5. PDMAC (PCI DMA Controller) ................................................................................................................... 16-2
16.1.6. Miscellaneous ............................................................................................................................................ 16-2
16.3.1. Terminology Explanation ............................................................................................................................ 16-4
16.3.2. Satellite Mode ............................................................................................................................................ 16-5
16.3.3. PCI Boot..................................................................................................................................................... 16-5
16.3.4. Sample PCI Adapter Configuration ............................................................................................................ 16-6
16.3.5. On-chip Register ........................................................................................................................................ 16-7
16.3.6. Supported PCI Bus Commands ................................................................................................................. 16-8
16.3.7. Initiator Access (G-Bus
16.3.8. Target Access (PCI Bus
16.3.9. Post Write Function.................................................................................................................................. 16-14
16.3.10. Endian Switching Function..................................................................................................................... 16-14
16.3.11. 66 MHz Operation Mode ........................................................................................................................ 16-15
16.3.12. Power Management ............................................................................................................................... 16-15
16.3.13. PDMAC (PCI DMA Controller) ............................................................................................................... 16-17
16.3.14. Error Detection, Interrupt Reporting ....................................................................................................... 16-20
16.3.15. PCI Bus Arbiter ...................................................................................................................................... 16-21
16.3.16. Set Configuration Space ........................................................................................................................ 16-24
16.3.17. PCI Clock ............................................................................................................................................... 16-24
16.4.1. ID Register (PCIID) .................................................................................................................................. 16-27
16.4.2. PCI Status, Command Register (PCISTATUS) ........................................................................................ 16-28
16.4.3. Class Code, Revision ID Register (PCICCREV) ...................................................................................... 16-30
16.4.4. PCI Configuration 1 Register (PCICFG1)
16.4.5. P2G Memory Space (m) PCI Lower Base Address Register ................................................................... 16-32
16.4.6. P2G Memory Space (m) Configuration Register ...................................................................................... 16-33
16.4.7. P2G Memory Space 0 PCI Upper Base Address Register (P2GM0PUBASE)......................................... 16-34
16.4.8. P2G Memory Space 1 PCI Upper Base Address Register (P2GM1PUBASE)......................................... 16-34
16.4.9. P2G I/O Space PCI Base Address Register (P2GIOPBASE) .................................................................. 16-34
16.4.10. Subsystem ID Register (PCISID) ........................................................................................................... 16-35
16.4.11. Capabilities Pointer Register (PCICAPPTR) .......................................................................................... 16-35
16.4.12. PCI Configuration 2 Register (PCICFG2)............................................................................................... 16-36
16.4.13. G2P Timeout Count Register (G2PTOCNT)........................................................................................... 16-37
16.4.14. G2P Status Register (G2PSTATUS)....................................................................................................... 16-37
16.4.15. G2P Interrupt Mask Register (G2PMASK) ............................................................................................. 16-38
16.4.16. Satellite Mode PCI Status Register (PCISSTATUS)............................................................................... 16-39
16.4.17. PCI Status Interrupt Mask Register (PCIMASK) .................................................................................... 16-40
16.4.18. P2G Configuration Register (P2GCFG) ................................................................................................. 16-41
16.4.19. P2G Status Register (P2GSTATUS) ...................................................................................................... 16-42
16.4.20. P2G Interrupt Mask Register (P2GMASK) ............................................................................................. 16-43
16.4.21. P2G Current Command Register (P2GCCMD) ...................................................................................... 16-43
16.4.22. PCI Bus Arbiter Request Port Register .................................................................................................. 16-44
16.4.23. PCI Bus Arbiter Configuration Register (PBACFG)................................................................................ 16-46
16.4.24. PCI Bus Arbiter Status Register (PBASTATUS) ..................................................................................... 16-47
EATURES
LOCK
EGISTER
ETAILED
EMORY
EAD
EGISTERS
RITE
ONTROLLER
D
D
D
ONTROLLER
ONTROLLER
ATA
IAGRAM
A
E
ATA
M
........................................................................................................................................................... 16-1
CCESS
XPLANATION
AP
C
..................................................................................................................................................... 15-19
T
APTURE
.................................................................................................................................................. 15-18
IMING
ONTROLLER
.................................................................................................................................................. 16-3
.............................................................................................................................................. 15-10
C
ONTROL
A
I
......................................................................................................................................... 15-31
NTERRUPT
DDRESS
....................................................................................................................................... 15-30
........................................................................................................................................ 16-4
R
.............................................................................................................................. 15-15
EGISTER
M
......................................................................................................................... 15-34
APPING
PCI Bus Address Conversion)........................................................................ 16-10
G-Bus Address Conversion) ......................................................................... 16-12
............................................................................................................... 16-25
............................................................................................................. 15-33
0xD00C ............................................................................. 16-31
vi
Toshiba RISC Processor
TX4939

Related parts for TX4939XBG-400